Datasheet4U Logo Datasheet4U.com

HYB25DC512160B - 512-Mbit Double-Data-Rate SDRAM

Description

The 512-Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits.

It is internally configured as a quad-bank DRAM.

The 512-Mbit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation.

Features

  • This chapter lists all main features of the product family HYB25DC512[80/16]0B[E/F] and the ordering information. Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver DQS is edge-aligned with data for reads and is center-aligned with data for writes Differential clock inputs (CK and CK) Four internal banks for concurrent operation Data mask (DM) for write data DLL al.

📥 Download Datasheet

Datasheet Details

Part number HYB25DC512160B
Manufacturer Qimonda
File Size 1.97 MB
Description 512-Mbit Double-Data-Rate SDRAM
Datasheet download datasheet HYB25DC512160B Datasheet

Full PDF Text Transcription

Click to expand full text
www.datasheet4u.com April 2007 HYB25DC512800B[E/F] HYB25DC512160B[E/F] 512-Mbit Double-Data-Rate SDRAM DDR SDRAM RoHS Compliant Products Internet Data Sheet Rev. 1.2 www.datasheet4u.com Internet Data Sheet HYB25DC512[80/16]0B[E/F] Double-Data-Rate SDRAM HYB25DC512800B[E/F], HYB25DC512160B[E/F] Revision History: 2007-04, Rev. 1.2 Page All All All Subjects (major changes since last revision) Adapted internet edition Editorial changes Qimonda template update Previous Revision: 2006-09, Rev. 1.11 Previous Revision: 2006-09, Rev. 1.1 We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document.
Published: |