Datasheet4U Logo Datasheet4U.com

9DB1233 - 12-Output Differential Buffer

Description

The 9DB1233 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1.

The 9DB1233 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator.

Features

  • Twelve 0.7V current mode differential HSCL output pairs Features.
  • 3 selectable SMBus addresses; multiple devices can share the same SMBus segment.
  • 12 OE# pins; hardware control of each output.
  • PLL or bypass mode; PLL can dejitter incoming clock.
  • Selectable PLL bandwidth; minimizes jitter peaking in downstream PLLs.
  • Spread spectrum compatible; tracks spreading input clock for low EMI.
  • SMBus interface; unused outputs can be disabled.
  • Undriven differential.

📥 Download Datasheet

Datasheet preview – 9DB1233

Datasheet Details

Part number 9DB1233
Manufacturer Renesas
File Size 490.18 KB
Description 12-Output Differential Buffer
Datasheet download datasheet 9DB1233 Datasheet
Additional preview pages of the 9DB1233 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
12-Output Differential Buffer for PCIe Gen3 9DB1233 Datasheet Description The 9DB1233 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The 9DB1233 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator. It attenuates jitter on the input clock and has a selectable PLL bandwidth to maximize performance in systems with or without spread-spectrum clocking. Typical Applications ▪ 12-output PCIe Gen3 zero-delay/fanout buffer Output Features ▪ Twelve 0.
Published: |