Datasheet4U Logo Datasheet4U.com

9DB433 - FOUR OUTPUT DIFFERENTIAL BUFFER

Description

The 9DB433 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1.

The 9DB433 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator.

3 zero-dela

Features

  • 3 selectable SMBus addresses; multiple devices can share the same SMBus segment.
  • OE# pins; suitable for Express Card.

📥 Download Datasheet

Datasheet Details

Part number 9DB433
Manufacturer Renesas
File Size 399.00 KB
Description FOUR OUTPUT DIFFERENTIAL BUFFER
Datasheet download datasheet 9DB433 Datasheet

📁 Similar Datasheet

  • 9DB433 - FOUR OUTPUT DIFFERENTIAL BUFFER (IDT)
  • 9DB423B - Four Output Differential Buffer (IDT)
  • 9DB106 - Six Output Differential Buffer (IDT)
  • 9DB1200C - Twelve Output Differential Buffer (IDT)
  • 9DB1233 - Twelve Output Differential Buffer (IDT)
  • 9DB1904B - 19 Output Differential Buffer (IDT)
  • 9DB1933 - Nineteen Output Differential Buffer (IDT)
  • 9DB233 - Two Output Differential Buffer (IDT)
  • 9DB306 - PCI Express Jitter Attenuator (IDT)
  • 9DB633 - Six Output Differential Buffer (IDT)
Other Datasheets by Renesas
  • 9DB436 - 4-Output 3.3V HCSL PCIe Buffer
  • 9DB401C - Four Output Differential Buffer
  • 9DB423B - 4-OUTPUT DIFFERENTIAL BUFFER
  • 9DB106 - Six Output Differential Buffer
  • 9DB1200C - Twelve Output Differential Buffer
  • 9DB1233 - 12-Output Differential Buffer
  • 9DB1904B - 19 Output Differential Buffer
  • 9DB1933 - Nineteen Output Differential Buffer

Full PDF Text Transcription

Click to expand full text
FOUR OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN1–3 DATASHEET 9DB433 Description The 9DB433 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The 9DB433 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator. Typical Applications 4 output PCIe Gen1–3 zero-delay/fanout buffer Key Specifications • Output cycle-cycle jitter <50ps • Output to Output skew <50ps • Phase jitter: PCIe Gen3 <1.
Published: |