Datasheet4U Logo Datasheet4U.com

HD74ALVC162835 - 18-bit Universal Bus Driver

Description

The HD74ALVC162835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation.

Data flow from A to Y is controlled by the output enable (OE).

The device operates in the transparent mode when the latch enable (LE) is high.

Features

  • Meets “PC S.

📥 Download Datasheet

Datasheet preview – HD74ALVC162835

Datasheet Details

Part number HD74ALVC162835
Manufacturer Renesas
File Size 238.15 KB
Description 18-bit Universal Bus Driver
Datasheet download datasheet HD74ALVC162835 Datasheet
Additional preview pages of the HD74ALVC162835 datasheet.

📁 Similar Datasheet

  • HD74ALVC162835 - 18-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVC162835A - 18-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVC162834 - 18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable (Hitachi Semiconductor)
  • HD74ALVC162834A - 18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable (Hitachi Semiconductor)
  • HD74ALVC162836 - 20-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVC162244 - 16-bit Buffer / Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVC162334 - 16-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVC16244 - 16-bit Buffer / Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVC16334 - 16-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVC16834 - 18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74ALVC162835 18-bit Universal Bus Driver with 3-state Outputs REJ03D0055-0700Z (Previous ADE-205-201E (Z) ) Rev.7.00 Oct.02.2003 Description The HD74ALVC162835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Data flow from A to Y is controlled by the output enable (OE). The device operates in the transparent mode when the latch enable (LE) is high. When LE is low, the A data is latched if the clock (CLK) input is held at a high or low logic level. If the LE is low, the A data is stored in the latch/flip flop on the low to high transition of CLK. When OE is high, the outputs are in the high impedance state.
Published: |