Datasheet4U Logo Datasheet4U.com

HD74HC153 - Dual 4-to-1-line Data Selectors/Multiplexers

General Description

Information on the data inputs of each multiplexer is selected by the address on the A and B inputs, and is presented on the Y outputs.

Each multiplexer possesses a strobe input which enables it when taken to a low logic level.

Key Features

  • High Speed Operation: tpd (D to Y) = 13 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC153P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74HC153FPEL SOP-16 pin (JEITA) PRSP0016DH-B (F.

📥 Download Datasheet

Datasheet Details

Part number HD74HC153
Manufacturer Renesas
File Size 167.16 KB
Description Dual 4-to-1-line Data Selectors/Multiplexers
Datasheet download datasheet HD74HC153 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC153 Dual 4-to-1-line Data Selectors/Multiplexers Hitachi Semiconductor
HD74HC151 1 of-8-line Data Selector/Multiplexer Hitachi Semiconductor
HD74HC152 1-of-8-line Data Selector/Multiplexer Hitachi Semiconductor
HD74HC154 4-to-16-line Decoder/Demultiplexer Hitachi Semiconductor
HD74HC155 Dual 2-to-4-line Decoders/Demultiplexers Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74HC151 1-of-8-line Data Selector/Multiplexer
HD74HC152 1-of-8-line Data Selector/Multiplexer
HD74HC155 Dual 2-to-4-line Decoders/Demultiplexers
HD74HC157 Quad. 2-to-1-line Data Selectors / Multiplexers
HD74HC158 Quad. 2-to-1-line Data Selectors / Multiplexers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC153 Dual 4-to-1-line Data Selectors/Multiplexers REJ03D0577-0200 (Previous ADE-205-451) Rev.2.00 Oct 11, 2005 Description Information on the data inputs of each multiplexer is selected by the address on the A and B inputs, and is presented on the Y outputs. Each multiplexer possesses a strobe input which enables it when taken to a low logic level. When a high logic level is applied to a strobe input, the output of its associated multiplexer is taken low.