Datasheet4U Logo Datasheet4U.com

HD74HC377 - Octal D-type Flip-Flops

Description

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the enable input G is low.

Features

  • High Speed Operation: tpd = 13 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC377P D.

📥 Download Datasheet

Datasheet preview – HD74HC377

Datasheet Details

Part number HD74HC377
Manufacturer Renesas
File Size 202.56 KB
Description Octal D-type Flip-Flops
Datasheet download datasheet HD74HC377 Datasheet
Additional preview pages of the HD74HC377 datasheet.

📁 Similar Datasheet

  • HD74HC377 - Octal D-type Flip-Flops (with Enable) (Hitachi Semiconductor)
  • HD74HC373 - Octal D-type Transparent Latches (Hitachi Semiconductor)
  • HD74HC374 - Octal D-type Flip-Flops (with 3-state outputs)/Octal D-type Flip-flops (with inverted 3-state outputs) (Hitachi Semiconductor)
  • HD74HC375 - Quad. Bistable Latches (Hitachi Semiconductor)
  • HD74HC30 - 8-input NAND Gate (Hitachi Semiconductor)
  • HD74HC32 - Quad. 2-input OR Gates (Hitachi Semiconductor)
  • HD74HC323 - 8-bit Universal Shift/Storage Register (with 3-state Outputs) (Hitachi Semiconductor)
  • HD74HC352 - Dual 4-to-1-line Data Selectors/Multiplexers (Hitachi Semiconductor)
  • HD74HC353 - Dual 4-to-1-line Data Selectors/Multiplexers (with 3-state outputs) (Hitachi Semiconductor)
  • HD74HC354 - 8-to-1-line Data Selectors/Multiplexer Register(with 3-state outputs) (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC377 Octal D-type Flip-Flops (with Enable) REJ03D0622-0200 (Previous ADE-205-501) Rev.2.00 Mar 30, 2006 Description Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the enable input G is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the G input.
Published: |