Datasheet4U Logo Datasheet4U.com

HD74LS10 - Triple 3-Input Positive NAND Gates

Key Features

  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS10P DILP-14 pin PRDP0014AB-B (DP-14AV) P HD74LS10FPEL SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) FP HD74LS10RPEL SOP-14 pin (JEDEC) PRSP0014DE-A (FP-14DNV) RP Note: Please consult the sales office for the above package availability. Pin Arrangement REJ03D0396.
  • 0200 Rev.2.00 Feb.18.2005 Taping Abbreviation (Quantity).
  • EL (2,000 pcs/reel) EL (2,500 pcs/ree.

📥 Download Datasheet

Datasheet Details

Part number HD74LS10
Manufacturer Renesas
File Size 154.92 KB
Description Triple 3-Input Positive NAND Gates
Datasheet download datasheet HD74LS10 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74LS10 Triple 3-Input Positive NAND Gates Features • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS10P DILP-14 pin PRDP0014AB-B (DP-14AV) P HD74LS10FPEL SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) FP HD74LS10RPEL SOP-14 pin (JEDEC) PRSP0014DE-A (FP-14DNV) RP Note: Please consult the sales office for the above package availability. Pin Arrangement REJ03D0396–0200 Rev.2.00 Feb.18.2005 Taping Abbreviation (Quantity) — EL (2,000 pcs/reel) EL (2,500 pcs/reel) 1A 1 1B 2 2A 3 2B 4 2C 5 2Y 6 GND 7 14 VCC 13 1C 12 1Y 11 3C 10 3B 9 3A 8 3Y (Top view) Rev.2.00, Feb.18.2005, page 1 of 5 HD74LS10 Circuit Schematic (1/3) Inputs A B C 8k 75 VCC 20k 4.5k Output Y 1.