Datasheet4U Logo Datasheet4U.com

HD74LV393A - Dual 4-bit Binary Counters

Description

The HD74LV393A contain two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by256 counter.

The HD74LV393A is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input.

Features

  • VCC = 2.0 V to 5.5 V operation.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All outputs VO (Max. ) = 5.5 V (@VCC = 0 V).
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25.

📥 Download Datasheet

Datasheet preview – HD74LV393A

Datasheet Details

Part number HD74LV393A
Manufacturer Renesas
File Size 80.51 KB
Description Dual 4-bit Binary Counters
Datasheet download datasheet HD74LV393A Datasheet
Additional preview pages of the HD74LV393A datasheet.

📁 Similar Datasheet

  • HD74LV393A - Dual 4-bit Binary Counters (Hitachi Semiconductor)
  • HD74LV32A - Quad. 2-input OR Gates (Hitachi Semiconductor)
  • HD74LV373A - Octal D-type Transparent Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV374A - Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV00A - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74LV02A - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74LV04A - Hex Inverters (Hitachi Semiconductor)
  • HD74LV05A - Hex Inverters with Open Drain Outputs (Hitachi Semiconductor)
  • HD74LV06A - Hex Inverter Buffers / Drivers with Open Drain Outputs (Hitachi Semiconductor)
  • HD74LV07A - Hex Buffers / Drivers with Open Drain Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74LV393A Dual 4-bit Binary Counters REJ03D0333–0300Z (Previous ADE-205-276A (Z)) Rev.3.00 Jun. 28, 2004 Description The HD74LV393A contain two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by256 counter. The HD74LV393A is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input. When clear is set high all four bits of each counter is set to a low level. This enables count truncation and allows the implementation of divide-by-N counter configurations. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life. Features • VCC = 2.0 V to 5.5 V operation • All inputs VIH (Max.) = 5.
Published: |