Part number:
ICS854S296I-33
Manufacturer:
File Size:
420.46 KB
Description:
Lvds programmable delay-line.
ICS854S296I-33 Datasheet (420.46 KB)
* One LVDS level output
* One differential clock input pair
* Differential input clock (IN, nIN) can accept the following signaling levels: LVPECL, LVDS, CML
* Maximum frequency: 1.2GHz
* Programmable Delay Range: 2.2ns to 12.5ns in 10ps steps
* D[9:0]
ICS854S296I-33 Datasheet (420.46 KB)
ICS854S296I-33
420.46 KB
Lvds programmable delay-line.
📁 Related Datasheet
ICS854S202I Differential-to-LVDS Multiplexer (IDT)
ICS854S202I-01 Differential-To-LVDS Multiplexer (Renesas)
ICS854S204I LVPECL FANOUT BUFFER (Integrated Device Technology)
ICS854S006I Differential-to-LVDS Fanout Buffer (IDT)
ICS854S013 1-TO-3 DIFFERENTIAL-TO-LVDS FANOUT BUFFER (Integrated Device Technology)
ICS854S01I 2:1 Differential-to-LVDS Multiplexer (Renesas)
ICS854S01I 2:1 Differential-to-LVDS Multiplexer (IDT)
ICS854S054I 4:1 Differential-to-LVDS Clock Multiplexer (Renesas)
ICS854S054I 4:1 Differential-to-LVDS Clock Multiplexer (Integrated Device Technology)
ICS854S057BI 4:1 or 2:1 LVDS Clock Multiplexer (Integrated Device Technology)
