ICS854S296I-33 delay-line equivalent, lvds programmable delay-line.
* One LVDS level output * One differential clock input pair * Differential input clock (IN, nIN) can accept the following signaling levels: LVPECL, LVDS, CML .
Image gallery
TAGS
Download