Datasheet4U Logo Datasheet4U.com

MPC9447 - LVCMOS Clock Fanout Buffer

Description

MPC9447 is specifically designed to distribute LVCMOS compatible clock signals up to a frequency of 350 MHz.

Each output provides a precise copy of the input signal with a near zero skew.

The outputs buffers support driving of 50  terminated transmission lines on the incident edge.

Features

  • 9 LVCMOS Compatible Clock Outputs.
  • 2 Selectable, LVCMOS Compatible Inputs.
  • Maximum Clock Frequency of 350 MHz.
  • Maximum Clock Skew of 150 ps.
  • Synchronous Output Stop in Logic Low State Eliminates Output Runt Pulses.
  • High-Impedance Output Control.
  • 3.3 V or 2.5 V Power Supply.
  • Drives up to 18 Series Terminated Clock Lines.
  • Ambient Temperature Range -40C to +85C.
  • 32-Lead LQFP Packaging, Pb-free.
  • Sup.

📥 Download Datasheet

Datasheet Details

Part number MPC9447
Manufacturer Renesas
File Size 291.98 KB
Description LVCMOS Clock Fanout Buffer
Datasheet download datasheet MPC9447 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MPC9447 3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer Motorola
MPC9447 3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer IDT
MPC9443 2.5V AND 3.3V LVCMOS CLOCK FANOUT BUFFER Motorola
MPC9446 2.5V and 3.3V LVCMOS Clock Fanout Buffer Motorola
MPC9446 LVCMOS CLOCK FANOUT BUFFER IDT

Other Datasheets by Renesas

Part Number Description
MPC9446 LVCMOS Clock Fanout Buffer
MPC940L LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
MPC94551 Low Voltage 1:4 CMOS Clock Buffer
MPC962305 3.3V Zero Delay Buffer
MPC9772 3.3V 1:12 LVCMOS PLL Clock Generator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
3.3V, 2.5V, 1:9 LVCMOS Clock Fanout Buffer PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016 MPC9447 DATA SHEET The Freescale Semiconductor, Inc. MPC9447 is a 3.3 V or 2.5 V compatible, 1:9 clock fanout buffer targeted for high performance clock tree applications. With output frequencies up to 350 MHz and output skews less than 150 ps, the device meets the needs of most demanding clock applications. Features • 9 LVCMOS Compatible Clock Outputs • 2 Selectable, LVCMOS Compatible Inputs • Maximum Clock Frequency of 350 MHz • Maximum Clock Skew of 150 ps • Synchronous Output Stop in Logic Low State Eliminates Output Runt Pulses • High-Impedance Output Control • 3.3 V or 2.
Published: |