Datasheet4U Logo Datasheet4U.com

74HC541 - OCTAL BUS BUFFER

Description

The 74HC541 is an advanced high-speed CMOS OCTAL BUS BUFFER (3-STATE) fabricated with silicon gate C2MOS technology.

The M74HC541 is a non inverting buffer.

The 3-STATE control gate operates as a two input AND such that if either G1 and G2 are high, all eight output are in the high impedance state.

📥 Download Datasheet

📁 Similar Datasheet

  • 74HC541 - Octal buffer/line driver (nexperia)
  • 74HC541 - Octal Buffers/Line Drivers (Hitachi)
  • 74HC541 - Inverting Octal 3-STATE Buffer (Fairchild)
  • 74HC541 - Octal buffer/line driver (NXP)
  • 74HC541-Q100 - Octal buffer/line driver (nexperia)
  • 74HC541A - Octal 3-State Non-Inverting Buffer/Line Driver/Line Receiver (ON Semiconductor)
  • 74HC541A - Octal 3-State Non-Inverting Buffer/Line Driver/Line Receiver (Motorola)
  • 74HC541D - Octal buffer/line driver (nexperia)
  • 74HC541D - Octal Bus Buffer (Toshiba)
  • 74HC540 - Octal Buffers and Line Drivers (Texas Instruments)
Other Datasheets by STMicroelectronics
  • 74HC51 - DUAL 2 WIDE 2 INPUT AND/OR INVERT GATE
  • 74HC595Y - 8-bit shift register
  • 74HC05 - HEX INVERTER
  • 74HC07 - HEX BUFFER
  • 74HC148 - 8 TO 3 LINE PRIORITY ENCODER
  • 74HC155 - DUAL 2 TO 4 LINE DECODER 3 TO 8 LINE DECODER
  • 74HC157 - QUAD 2 CHANNEL MULTIPLEXER
  • 74HC190 - 4-BIT SYNCHRONOUS UP/DOWN COUNTERS

Full PDF Text Transcription

Click to expand full text
M74HC541 OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) s HIGH SPEED: tPD = 9ns (TYP.) at VCC = 6V s LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C s HIGH NOISE IMMUNITY: VNIH = VNIL = 28 % VCC (MIN.) s SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 6mA (MIN) s BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL s WIDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V s PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 541 DESCRIPTION The 74HC541 is an advanced high-speed CMOS OCTAL BUS BUFFER (3-STATE) fabricated with silicon gate C2MOS technology. The M74HC541 is a non inverting buffer. The 3-STATE control gate operates as a two input AND such that if either G1 and G2 are high, all eight output are in the high impedance state.
Published: |