64-stage static shift register.
64-stage static shift register.
es no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. .
CASCADING USING DIRECT CLOCKING FOR HIGH SPEED OPERATION (SEE CLOCK RISE AND FALL TIME REQUIREMENT).
CASCADING USING DE.
OF ”B” SERIES CMOS DEVICES”
EY (Plastic Package)
F (Ceramic Package)
C1 (Chip Carrier) ORDER CODES : HCC4031BF HCF4031BEY HCF4031BC1
PIN CONNECTIONS
DESCRIPTION The HCC4031B (extended temperature range) and HCF4031B (intermediate temperature ran.
Image gallery
TAGS
Download (Size : 241.38KB)