Datasheet4U Logo Datasheet4U.com

ISB35389 - HCMOS STRUCTURED ARRAY

Download the ISB35389 datasheet PDF. This datasheet also covers the ISB variant, as both devices belong to the same hcmos structured array family and are provided as variant models within a single manufacturer datasheet.

Description

The ISB35000 array series uses a high performance, low voltage, triple level metal, HCMOS 0.5 micron process to achieve sub-nanosecond internal speeds while offering very low power dissipation and high noise immunity.

The potential total gate count ranges above 1 million equivalent usable gates.

Features

  • 0.5 micron triple layer metal HCMOS process featuring retrograde well technology, low resistance salicided active areas, polysilicide gates and thin metal oxide. 3.3 V optimized transistor with 5 V I/O interface capability 2 - input NAND delay of 0.210 ns (typ) with fanout = 2. Broad I/O functionality including LVCMOS, LVTTL, GTL, PECL, and LVDS. High drive I/O; capability of sinking up to 48 mA with slew rate control, current spike suppression and impedance matching. Metallised generators to su.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ISB-3500.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
ISB-A27-0 N-channel MOSFET Array Sanyo
ISB-A40-0 Reverse-Current Flow Prevention Sanyo
ISB-E48-0 Charger Circuit Voltage Sensor + 3 P-channel MOSFETs Sanyo
ISB-E48-1 Charger Circuit Voltage Sensor + 3 P-channel MOSFETs Sanyo
ISB-TS45D Infrared Thermopile Sensor Senba Sensing

Other Datasheets by STMicroelectronics

Part Number Description
ISB35000 HCMOS STRUCTURED ARRAY
ISB35083 HCMOS STRUCTURED ARRAY
ISB35130 HCMOS STRUCTURED ARRAY
ISB35166 HCMOS STRUCTURED ARRAY
ISB35208 HCMOS STRUCTURED ARRAY

Full PDF Text Transcription

Click to expand full text
ISB35000 SERIES HCMOS STRUCTURED ARRAY PRELIMINARY DATA FEATURES 0.5 micron triple layer metal HCMOS process featuring retrograde well technology, low resistance salicided active areas, polysilicide gates and thin metal oxide. 3.3 V optimized transistor with 5 V I/O interface capability 2 - input NAND delay of 0.210 ns (typ) with fanout = 2. Broad I/O functionality including LVCMOS, LVTTL, GTL, PECL, and LVDS. High drive I/O; capability of sinking up to 48 mA with slew rate control, current spike suppression and impedance matching. Metallised generators to support SPRAM and DPRAM, plus an extensive embedded function library. Combines Standard Cell Features with Sea of Gates time to market. Table 1.
Published: |