Datasheet4U Logo Datasheet4U.com

M8813F1Y - In-System Programmable ISP Multiple-Memory/Logic

Datasheet Summary

Description

The FLASH+PSD family of memory systems for microcontrollers (MCUs) brings In-SystemTable 1.

Features

  • an optimized Macrocell logic architecture. The Macrocell was created to address the unique requirements of embedded system designs. It allows direct connection between the system address/data bus, and the internal FLASH+PSD Table 2. Product Range1 Part Number M8813F1Y M8813F2Y M8834F2Y M8813F1W M8813F2W M8834F2W Primary Flash Memory 1 Mbit 1 Mbit 2 Mbit 1 Mbit 1 Mbit 2 Mbit Secondary NVM 256 Kbit EEPROM 256 Kbit Flash memory 256 Kbit Flash memory 256 Kbit EEPROM 256 Kbit Flash memory 256 Kbit F.

📥 Download Datasheet

Datasheet preview – M8813F1Y

Datasheet Details

Part number M8813F1Y
Manufacturer STMicroelectronics
File Size 54.24 KB
Description In-System Programmable ISP Multiple-Memory/Logic
Datasheet download datasheet M8813F1Y Datasheet
Additional preview pages of the M8813F1Y datasheet.
Other Datasheets by ST Microelectronics

Full PDF Text Transcription

Click to expand full text
M88 FAMILY In-System Programmable (ISP) Multiple-Memory and Logic FLASH+PSD Systems (with CPLD) for MCUs DATA BRIEFING s s Single Supply Voltage: – 5 V±10% for M88xxFxY – 3 V (+20/–10%) for M88xxFxW 1 or 2 Mbit of Primary Flash Memory (8 uniform sectors, 16K x 8, or 32K x 8) A second non-volatile memory: – 256 Kbit (32K x 8) EEPROM (for M8813F1x) or Flash memory (for M88x3F2x) – 4 uniform sectors (8K x 8) SRAM (16 Kbit, 2K x 8; or 64 Kbit, 8K x 8) Over 3,000 Gates of PLD: DPLD and CPLD 27 Reconfigurable I/O ports Enhanced JTAG Serial Port Programmable power management Stand-by current: – 50 µA for M88xxFxY – 25 µA for M88xxFxW High Endurance: – 100,000 Erase/Write Cycles of Flash Memory – 10,000 Erase/Write Cycles of EEPROM – 1,000 Erase/Write Cycles of PLD PQFP52 (T) s s s s s s s s
Published: |