Datasheet4U Logo Datasheet4U.com

KM68V257C - 32K X 8 Bit High Speed CMOS Static RAM

Description

The KM68V257C is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits.

The KM68V257C uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

Features

  • Fast Access Time 15, 17ns(Max. ).
  • Low Power Dissipation Standby (TTL) : 30mA(Max. ) (CMOS) : 0.1mA(Max. ) Operating KM68V257C - 15 : 90mA(Max. ) KM68V257C - 17 : 80mA(Max. ).
  • Single 3.3±0.3V Power Supply.
  • TTL Compatible Inputs and Outputs.
  • Fully Static Operation - No Clock or Refresh required.
  • Three State Outputs.
  • 2V Minimum Data Retention; L-ver. only.
  • Standard Pin Configuration KM68V257CJ : 28-SOJ-300 KM68V257CTG : 28-TSOP1-08.

📥 Download Datasheet

Datasheet preview – KM68V257C

Datasheet Details

Part number KM68V257C
Manufacturer Samsung Semiconductor
File Size 165.40 KB
Description 32K X 8 Bit High Speed CMOS Static RAM
Datasheet download datasheet KM68V257C Datasheet
Additional preview pages of the KM68V257C datasheet.
Other Datasheets by Samsung Semiconductor

Full PDF Text Transcription

Click to expand full text
PRELIMINARY w w . U 4 Static RAM(3.3V Operating), Evolutionary Pin out. 32Kx8 Bit High t Speed e e h Revision History S a t a D . w Document Title Rev No. History Rev. 0.0 Rev. 1.0 Initial release with Preliminary. Release to final Data Sheet. 1. Delete Preliminary Rev. 2.0 Rev. 3.0 2.1. Add 28-TSOP1 Package. 3.1. Delete DIP Package. 3.2. Delete 20ns part 3.3. Add Capacitive load of the test environment in A.C test load KM68V257C m o c CMOS SRAM Draft Data Remark Preliminary Final Jun. 1st, 1994 Oct. 4th, 1994 Feb. 22th, 1996 Feb. 25th, 1998 w w w .D t a S a e h t e U 4 .c m o Final Final The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications.
Published: |