Datasheet4U Logo Datasheet4U.com

KM732V595L - 32Kx32-Bit Synchronous Pipelined Burst SRAM

Download the KM732V595L datasheet PDF. This datasheet also covers the KM732V595A variant, as both devices belong to the same 32kx32-bit synchronous pipelined burst sram family and are provided as variant models within a single manufacturer datasheet.

General Description

The KM732V595A/L is a 1,048,576 bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

Key Features

  • Synchronous Operation. 2 Stage Pipelined operation with 4 Burst. On-Chip Address Counter. Self-Timed Write Cycle. On-Chip Address and Control Registers. Core Supply Voltage : 3.3V±5% 5V Tolerant Inputs except I/O Pins I/O Supply Voltage : 2.5V+0.4/-0.13V. Byte Writable Function. Global Write Enable Controls a full bus-width writ.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (KM732V595A_SamsungSemiconductor.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PRELIMINARY KM732V595A/L Document Title 32Kx32-Bit Synchronous Pipelined Burst SRAM, 3.3V Power, 2.5V I/O Datasheets for 100TQFP 32Kx32 Synchronous SRAM Revision History Rev. No. Rev.0.0 Rev.1.0 History Initial draft Final spec release Draft Data Feb. 18. 1997 May.13. 1997 Remark Preliminary Final The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters. -1- May 1997 Rev 1.0 PRELIMINARY KM732V595A/L FEATURES • • • • • • • • • • • • • • • • • Synchronous Operation.