Description
Pin Name K, K SAn DQn SW SWa SWb SWc SWd ZZ Pin Description Differential Clocks(PECL or LVTTL Level) Synchronous Address Input Bi-directional Data Bus Synchronous Global Write Enable Synchronous Byte a Write Enable Synchronous Byte b Write Enable Synchronous Byte c Write Enable Synchronous Byte d Write Enable Asynchronous Power Down Pin Name VDDQ M1, M2 G SS TCK TMS TDI TDO VSS NC Pin Description Output Power Supply Read Protocol Mode Pins ( M1=VDD, M2=VSS ) Asynchronous Output Enable Synchronou
Features
- 128Kx36 or 256Kx18 Organizations. 3.3V VDD, 2.5/3.3V VDDQ. LVTTL 2.5/3.3V Input and Output Levels. Differential, PECL clock / Single ended or differential LVTTL clock Inputs Synchronous Read and Write Operation Registered Input and Latched Output Internal Pipeline Latches to Support Late Write. Byte Write Capability(four byte write selects, one for each 9 bits) Synchronous or A.