S-34C02B Datasheet PDF (2-WIRE SERIAL E2PROM)

S-34C02B - 2-WIRE SERIAL E2PROM

Description

Slave address input Slave address input Slave address input Ground Serial data I/O Serial clock input Write protect input Connected to VCC: Protection valid Open or connected to GND: Protection invalid Power supply

Do not use it in "High-Z".

Features

Operation voltage range Read: 1.7 V to 5.5 V Write: 1.7 V to 5.5 V.
Operation frequency: 400 kHz max. (VCC = 1.7 V to 5.5 V).
Write time: 5.0 ms max.
Page write: 16 bytes / page.
Sequential read.
Noise suppression: Schmitt trigger and noise filter on input pins (SCL, SDA).
Write protect function during low power supply voltage.
Endurance: 106 cycle / word.
1 (Ta = +25°C).
Data retention: 100 year.

Datasheet Details

Part number	S-34C02B
Manufacturer	Seiko
File Size	646.33 KB
Description	2-WIRE SERIAL E2PROM
Datasheet	S-34C02B Datasheet
Additional preview pages of the S-34C02B datasheet.

📁 Similar Datasheet

S-34C02B - 2-WIRE SERIAL E2PROM (ABLIC)

S-34C04A - 2-WIRE SERIAL E2PROM (ABLIC)

S-34TS04A - 2-WIRE SERIAL E2PROM (ABLIC)

S-35190A - 3-WIRE REAL-TIME CLOCK (ABLIC)

S-35190AxxH - 3-WIRE REAL-TIME CLOCK (ABLIC)

S-35192A - 3-WIRE REAL-TIME CLOCK (ABLIC)

S-35390A - 2-WIRE REAL-TIME CLOCK (ABLIC)

S-35390AH - 2-WIRE REAL-TIME CLOCK (ABLIC)

S-35391A - 2-WIRE REAL-TIME CLOCK (ABLIC)

S-35392A - 2-WIRE REAL-TIME CLOCK (ABLIC)

Full PDF Text Transcription

Click to expand full text

www.sii-ic.com © SII Semiconductor Corporation, 2012-2013 S-34C02B 2-WIRE SERIAL E2PROM FOR DIMM SERIAL PRESENCE DETECT Rev.1.0_02_U This IC is a 2-wire serial E2PROM for DIMM Serial Presence Detect which operates with low current consumption and the wide range operation. This IC has the capacity of 2 K-bit and the organization of 256 words × 8-bit. Page write and sequential read are available. This IC has hardware write protect and software write protect. Hardware write protect inhibits write to all memory area when connecting the WP pin to VCC. Software write protect inhibits write in 50% of the lower address (address 00h to 7Fh) in all memory area by inputting command when the WP pin is left open or connected to the GND pin.

Published: Dec 26, 2016 |