Datasheet4U Logo Datasheet4U.com

LH543601 - 256 x 36 x 2 Bidirectional FIFO

Description

The LH543601 contains two FIFO buffers, FIFO #1 and FIFO #2.

These operate in parallel, but in opposite directions, for bidirectional data buffering.

FIFO #1 and FIFO #2 each are organized as 256 by 36 bits.

Features

  • Fast Cycle Times: 20/25/30/35 ns.
  • Pin-Compatible and Functionally-Compatible.
  • Two 256 × 36-bit FIFO Buffers Full 36-bit Word Width Selectable 36/18/9-bit Word Width on Port B Independently-Synchronized (‘Fully-Asynchronous’) Operation of Port A and Port B Both Ports 0.7µ-Technology Replacement for Sharp LH5420 256 × 36 × 2 Bidirectional FIFO.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LH5420 256 x 36 x 2 Bidirectional FIFO Sharp
LH5424 5 mm T1 3/4 LED/ Non Diffused Super-Bright/ Hyper-Red GaAIAs-LED Siemens Semiconductor Group
LH5464 5 mm T1 3/4 LED/ Diffused Super-Bright/ Hyper-Red GaAIAs-LED Siemens Semiconductor Group
LH5493 4K x 9 Parallel to Serial FIFO Sharp
LH5497 CMOS 1K x 9 FIFO Sharp

Other Datasheets by Sharp Corporation

Part Number Description
LH543611 512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
LH543620 1024 x 36 Synchronous FIFO
LH543621 512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
LH540202 CMOS 1024 x 9 Asynchronous FIFO
LH540203 CMOS 2048 x 9 Asynchronous FIFO

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LH543601 FEATURES • Fast Cycle Times: 20/25/30/35 ns • Pin-Compatible and Functionally-Compatible • • • • Two 256 × 36-bit FIFO Buffers Full 36-bit Word Width Selectable 36/18/9-bit Word Width on Port B Independently-Synchronized (‘Fully-Asynchronous’) Operation of Port A and Port B Both Ports 0.7µ-Technology Replacement for Sharp LH5420 256 × 36 × 2 Bidirectional FIFO FUNCTIONAL DESCRIPTION The LH543601 contains two FIFO buffers, FIFO #1 and FIFO #2. These operate in parallel, but in opposite directions, for bidirectional data buffering. FIFO #1 and FIFO #2 each are organized as 256 by 36 bits. The LH543601 is ideal either for wide unidirectional applications or for bidirectional data applications; component count and board area are reduced.