logo

54S301 Datasheet, Signetics

54S301 Datasheet, Signetics

54S301

datasheet Download (Size : 194.58KB)

54S301 Datasheet

54S301 ram equivalent, ttl 256 x 1 ram.

54S301

datasheet Download (Size : 194.58KB)

54S301 Datasheet

Features and benefits


* ORGANIZATION - 256 X 1
* ADDRESS ACCESS TIME: S54S200/201/301 - 70ns MAXI MUM N74S200/201/301 - 50 ns MAXIMUM
* WRITE CYCLE TIME: S54S200/201/301 - 60ns MAX.

Application

such as "Cache", buffers, scratch pads, writable control stores, etc. Both devices are available in the commercial and m.

Description

The 54/74S200/201 and 54/74S301 are Schottky clamped TTL, read/write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state outputs options for optimization of word expansion in bussed organizations. Mem.

Image gallery

54S301 Page 1 54S301 Page 2 54S301 Page 3

TAGS

54S301
TTL
256
RAM
Signetics

Manufacturer


Signetics

Related datasheet

54S32

54S04

54S08

54S10

54S112

54S138

54S15

54S161

54S163

54S189

54S200

54S201

54S240

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts