logo

82S25 Datasheet, Signetics

82S25 Datasheet, Signetics

82S25

datasheet Download (Size : 157.03KB)

82S25 Datasheet

82S25 memory equivalent, 64-bit bipolar scratch pad memory.

82S25

datasheet Download (Size : 157.03KB)

82S25 Datasheet

Features and benefits

PNP inputs, one chip enable line, and open collector outputs for ease of memory expansion. The outputs of the 82S25 assume a logic "1" state during write. This allows bot.

Application

The 82S25 is a fu lIy decoded memory array organ ized as 16 words of 4 bits each, with separate input and output lines..

Description

The 82S25 is a 64-bit, Schottky clamped TTL, ReadWrite Random Access Memory ideal for use in scratch pad and high-speed buffer memory applications. The 82S25 is a fu lIy decoded memory array organ ized as 16 words of 4 bits each, with separate input .

Image gallery

82S25 Page 1 82S25 Page 2 82S25 Page 3

TAGS

82S25
64-BIT
BIPOLAR
SCRATCH
PAD
MEMORY
Signetics

Manufacturer


Signetics

Related datasheet

82S21

82S212

82S214

82S215

82S226

82S229

82S23

82S230

82S231

82S27

82S09

82S10

82S100

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts