CY2SSTV850 buffer/driver equivalent, differential clock buffer/driver.
* Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM applications
* 1:10 differential outputs
* External Feedback pins (FBINT, FBINC) .
* 1:10 differential outputs
* External Feedback pins (FBINT, FBINC) are used to
synchronize the outputs to the c.
Image gallery
Download