Datasheet4U Logo Datasheet4U.com

Si5328 - ITU-T G.8262 SYNCHRONOUS ETHERNET JITTER-ATTENUATING CLOCK MULTIPLIER

Description

The Si5328 is a jitter-attenuating precision clock multiplier for Synchronous

Features

  • Fully-compliant with ITU-T G.8262, EEC options 1 and 2.
  • Generates any frequency from 8 kHz to 808 MHz.
  • Dual clock outputs with selectable signal format (LVPECL, LVDS, CML, CMOS).
  • LOL, LOS, FOS alarm outputs.
  • Ultra-low jitter clock outputs with.
  • I2C or SPI programmable jitter generation as low rms (12 kHz.
  • 20 MHz) as 0.3 ps.
  • On-chip voltage regulator for 2.5 ±10% or 3.3 V ±10%.
  • Integrated loop filter with operation selectable loop band.

📥 Download Datasheet

Datasheet preview – Si5328

Datasheet Details

Part number Si5328
Manufacturer Silicon Laboratories
File Size 1.82 MB
Description ITU-T G.8262 SYNCHRONOUS ETHERNET JITTER-ATTENUATING CLOCK MULTIPLIER
Datasheet download datasheet Si5328 Datasheet
Additional preview pages of the Si5328 datasheet.

📁 Similar Datasheet

  • Si53204 - Low Power Gen 1 to Gen 6 Clock Buffer (Skyworks)
  • Si53208 - Low Power Gen 1 to Gen 6 Clock Buffer (Skyworks)
  • Si53212 - Low Power Gen 1 to Gen 6 Clock Buffer (Skyworks)
  • Si5322 - PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER (Silicon Labs)
  • Si530 - CRYSTAL OSCILLATOR (Skyworks)
  • Si53019-A01A - 19-OUTPUT PCIE GEN 3 BUFFER (Skyworks)
  • Si531 - CRYSTAL OSCILLATOR (Skyworks)
  • Si53102-A1 - 1:2 Fan-out Clock Buffer (Skyworks)
  • Si53102-A2 - 1:2 Fan-out Clock Buffer (Skyworks)
  • Si53102-A3 - 1:2 Fan-out Clock Buffer (Skyworks)
Other Datasheets by Silicon Laboratories
  • SI532 - DUAL FREQUENCY CRYSTAL OSCILLATOR
  • SI5320 - SONET/SDH PRECISION CLOCK MULTIPLIER IC
  • Si53204 - Low Power Gen 1/2/3/4/5 Clock Buffer
  • Si53208 - Low Power Gen 1/2/3/4/5 Clock Buffer
  • Si5321 - SONET/SDH PRECISION CLOCK MULTIPLIER IC
  • Si53212 - Low Power Gen 1/2/3/4/5 Clock Buffer
  • Si5323 - PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
  • Si5324 - ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

Full PDF Text Transcription

Click to expand full text
Si5328 I T U - T G. 8 2 6 2 S YNCHRONOUS E THERNET J ITTER- A TTENUATING CLOCK MULTIPLIER Features  Fully-compliant with ITU-T G.8262, EEC options 1 and 2.  Generates any frequency from 8 kHz to 808 MHz.  Dual clock outputs with selectable signal format (LVPECL, LVDS, CML, CMOS)  LOL, LOS, FOS alarm outputs  Ultra-low jitter clock outputs with  I2C or SPI programmable jitter generation as low rms (12 kHz–20 MHz) as 0.3 ps  On-chip voltage regulator for 2.5 ±10% or 3.3 V ±10%  Integrated loop filter with operation selectable loop bandwidth (0.1 Hz; 1 to 10 Hz)  Small size: 6 x 6 mm 36-lead QFN  Dual clock inputs with manual or automatically controlled hitless  Pb-free, ROHS compliant switching Applications  G.
Published: |