Datasheet4U Logo Datasheet4U.com

74HC273D - Octal D-Type Flip-Flop

General Description

2.

The 74HC273D is a high speed CMOS OCTAL D-TYPE FLIP FLOP fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Key Features

  • (1) High speed: fMAX = 67 MHz (typ. ) at VCC = 5 V (2) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25 (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operating voltage range: VCC(opr) = 2.0 V to 6.0 V 4. Packaging SOIC20 ©2016 Toshiba Corporation 1 Start of commercial production 2016-03 2016-08-04 Rev.3.0 5. Pin Assignment 6. Marking 7. IEC Logic Symbol 74HC273D ©2016 Toshiba Corporation 2 2016-08-04 Rev.3.0 8. Truth Table X: Don't care 9. System Diagram 74HC273D ©2016 To.

📥 Download Datasheet

Datasheet Details

Part number 74HC273D
Manufacturer Toshiba
File Size 202.93 KB
Description Octal D-Type Flip-Flop
Datasheet download datasheet 74HC273D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC273D Octal D-type flip-flop nexperia
74HC273DB Octal D-type flip-flop nexperia
74HC273 Octal D-Type Flip-Flops Texas Instruments
74HC273 Octal D-type flip-flop NXP
74HC273 Octal D-type flip-flop nexperia

Other Datasheets by Toshiba

Part Number Description
74HC21D Dual 4-Input AND Gate
74HC237D 3-to-8 Line Decoder/Latch
74HC238D 3-to-8 Line Decoder
74HC240D Octal Bus Buffer
74HC244D Octal Bus Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC273D 74HC273D 1. Functional Description • Octal D-Type Flip-Flop with Clear 2. General The 74HC273D is a high speed CMOS OCTAL D-TYPE FLIP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. Information signals applied to D inputs are transferred to the Q outputs on the positive going edge of the clock pulse. When the CLR input is held "L", the Q outputs are at a low logic level independent of the other inputs. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3. Features (1) High speed: fMAX = 67 MHz (typ.) at VCC = 5 V (2) Low power dissipation: ICC = 4.