900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Toshiba Electronic Components Datasheet

TC358772XBG Datasheet

Mobile Peripheral

No Preview Available !

TC358771XBG/TC358772XBG
CMOS Digital Integrated Circuit Silicon Monolithic
TC358771XBG/TC358772XBG
Mobile Peripheral Devices
Overview
TC358771XBG
The TC358771XBG/TC358772XBG Functional Specification adds
back light engine to function of TC358775XBG.
TC358771XBG/TC358772XBG is the follow-up chip of
TC358774XBG/TC358775XBG, which:
1. Is pin compatible to TC358774XBG/TC358775XBG
2. Exhibit LVDS Tx block operates at 1.8V @135 MHz to reduce operation power
3. Back light engine controls the back light level automatically with
ambient light and adjusts image contents.
TC358772XBG
The primary function of this chip is DSI-to-LVDS Bridge, enabling
video streaming output over DSI link to drive LVDS-compatible display
panels. The chip supports up to 1600x1200 24-bit pixel resolution for
single-link LVDS and up to WUXGA (1920x1200 24-bit pixels)
resolution for dual-link LVDS. As a secondary function, the chip also
supports an I2C Master which is controlled by the DSI link; this may be
used as an interface to any other control functions through I2C.
P-VFBGA49-0505-0.65-001
Weight: 31 mg (Typ.)
P-VFBGA64-0606-0.65-001
Weight: 47mg (Typ.)
Features
DSI Receiver
Configurable 1- up to 4-Data-Lane DSI Link with
bi-directional support on Data Lane 0
Maximum bit rate of 1 Gbps/lane
Video input data formats:
- RGB565 16 bits per pixel
- RGB666 18 bits per pixel
- RGB666 loosely packed 24 bits per pixel
- RGB888 24 bits per pixel
Video frame size:
- Up to 1600×1200 24-bit/pixel resolution to
single-link LVDS display panel, limited by 135 MHz
LVDS speed
- Up to WUXGA resolutions (1920×1200 24-bit
pixels) to dual-link LVDS display panel, limited by
4 Gbps DSI link speed
Supports Video Stream packets for video data
transmission.
Supports generic long packets for accessing the
chip's register set
Supports the path for Host to control the on-chip
I2C Master
LVDS FPD Link Transmitter
Supports single-link or dual-link
Maximum pixel clock frequency of 135 MHz.
Supports display up to 1600×1200 24-bit/pixel
resolution for single-link, or up to 1920×1200
24-bit resolutions for dual-link
Supports the following pixel formats:
- RGB666 18 bits per pixel
- RGB888 24 bits per pixel
Features Toshiba Magic Square algorithm which
enables a RGB666 display panel to produce a
display quality almost equivalent to that of an
RGB888 24-bit panel
Flexible mapping of parallel data input bit ordering
Supports programmable clock polarity
Supports two power saving states
- Sleep state, when receiving DSI ULPS signaling
- Standby state, entered by STBY pin assertion
Back Light Engine
Provides a proper backlight parameter to the
environment light
System Operation
Host configures the chip through DSI link
Through DSI link, Host accesses the chip register
set using Generic Write and Read packets. One
Generic Long Write packet can write to multiple
contiguous register addresses
Includes an I2C Master function which is controlled
by Host through DSI link (multi-master is not
supported)
Power management features to save power
Configuration registers is also accessible through
I2C Slave interface
© 2014-2017
Toshiba Electronic Devices & Storage Corporation
1 / 21
2017-10-31
Rev. 1.0


Toshiba Electronic Components Datasheet

TC358772XBG Datasheet

Mobile Peripheral

No Preview Available !

Clock Source
LVDS pixel clock source is either from external
clock EXTCLK or derived from DSICLK.
A built-in PLL generates the high-speed LVDS
serializing clock requiring no external components
Digital Input/Output Signals
All Digital Input signals are 3.3V tolerant
All Digital Output signals can output ranging from
1.8V to 3.3V depending on IO supply voltage
Power supply
MIPI DSI D-PHY: 1.2 V
LVDS PHY: 1.8 V
I/O:
1.8 V - 3.3V (all IO supply pins must
be same level)
Digital Core: 1.2 V
Power Consumption ( Typical Condition )
Evaluation image data: color bar
Power Down State is achieved by:
1. Reset asserted
2. EXTCLK not toggling
3. STBY = 0
4. DSI in ULPS Drive
Packaging Information
BGA64 (0.65mm ball pitch)
- Supports DSI-RX 4-data-lanes + Dual-Link
LVDS-TX
- 6.0mm × 6.0mm × 1.0mm
BGA49 (0.65mm ball pitch)
- Supports DSI-RX 4-data-lanes + Single-Link
LVDS-TX
- 5.0mm × 5.0mm × 1.0mm
TC358771XBG/TC358772XBG
© 2014-2017
Toshiba Electronic Devices & Storage Corporation
2 / 21
2017-10-31
Rev. 1.0


Part Number TC358772XBG
Description Mobile Peripheral
Maker Toshiba
PDF Download

TC358772XBG Datasheet PDF






Similar Datasheet

1 TC358772XBG Mobile Peripheral
Toshiba





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy