Datasheet4U Logo Datasheet4U.com

TC58DVM92A1FT00 - 512M-Bit CMOS NAND EPROM

Description

The device is a single 3.3 V 512Mbit (553,648,128) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 4096 blocks.

Features

  • Organization Memory cell allay 528 × 128K × 8 Register 528 × 8 Page size 528 bytes Block size (16K + 512) bytes Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Multi Block Program, Multi Block Erase Mode control Serial input/output Command control.
  • Power supply VCC = 2.7 V to 3.6 V Program/Erase Cycles 1E5 cycle (with ECC) Access time Cell array to register 25 µs max Serial Read Cycle 50 ns min Operating current Read (50 ns cycle) 10 mA.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC58DVM82A1FT00 256-MBIT (32M x 8 BITS) CMOS NAND E2PROM Toshiba Semiconductor
TC58DVG02A1FT00 MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS Toshiba Semiconductor
TC581282AXB 128-MBIT (16M X 8 BITS) CMOS NAND E2PROM Toshiba Semiconductor
TC58128FT 128M-Bit CMOS NAND EPROM Toshiba Semiconductor
TC58128FTI 128M-Bit CMOS NAND EPROM Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC58DVM92A1FT0 512M-Bit CMOS NAND EPROM
TC58DVM92A5TA00 512M-BIT (64M x 8 BITS) CMOS NAND E2PROM
TC58DVM92A5TAI0 512M-BIT (64M x 8 BITS) CMOS NAND E2PROM
TC58DVM72A1FT00 (TC58DxM72) 128-MBIT (16M x 8 BITS/8M x 16BITS) CMOS NAND E2PROM
TC58DVM72F1FT00 (TC58DxM72) 128-MBIT (16M x 8 BITS/8M x 16BITS) CMOS NAND E2PROM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC58DVM92A1FT00 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 512-MBIT (64M × 8 BITS) CMOS NAND E PROM DESCRIPTION The device is a single 3.3 V 512Mbit (553,648,128) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 4096 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase operation is implemented in a single block unit (16 Kbytes + 512 bytes: 528 bytes × 32 pages). The device is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs.
Published: |