Datasheet4U Logo Datasheet4U.com

TC58DVM92A5TA00 - 512M-BIT (64M x 8 BITS) CMOS NAND E2PROM

Description

The device is a single 3.3 V 512Mbit (553,648,128 bit) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 4096 blocks.

Features

  • Organization Memory cell allay 528 × 128K × 8 Register 528 × 8 Page size 528 bytes Block size (16K + 512) bytes.
  • Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read.
  • Mode control Serial input/output Command control.
  • Power supply VCC = 2.7 V to 3.6 V.
  • Access time Cell array to register 25 μs max Serial Read Cycle 40 ns min.
  • Program/Erase time Auto Page Program 300 μs/page typ. Auto Block Erase 2.5 ms/block typ.

📥 Download Datasheet

Datasheet preview – TC58DVM92A5TA00

📁 Similar Datasheet

  • TC58DVM82A1FT00 - 256-MBIT (32M x 8 BITS) CMOS NAND E2PROM (Toshiba Semiconductor)
  • TC58DVG02A1FT00 - MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS (Toshiba Semiconductor)
  • TC581282AXB - 128-MBIT (16M X 8 BITS) CMOS NAND E2PROM (Toshiba Semiconductor)
  • TC58128FT - 128M-Bit CMOS NAND EPROM (Toshiba Semiconductor)
  • TC58128FTI - 128M-Bit CMOS NAND EPROM (Toshiba Semiconductor)
  • TC5816BDC - 16 MBIT (2M x 8 BITS) CMOS NAND FLASH E2PROM (Toshiba Semiconductor)
  • TC5816BFT - 16 MBIT (2M x 8BITS) CMOS NAND FLASH E2PROM (Toshiba Semiconductor)
  • TC58256AFT - 256-MBIT (32M X 8 BITS) CMOS NAND E2PROM (Toshiba Semiconductor)
  • TC58256DC - CMOS NAND EPROM (Toshiba Semiconductor)
  • TC5832DC - 32 MBIT (4M x 8BIT) CMOS NAND E2PROM (Toshiba Semiconductor)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC58DVM92A5TA00 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 512-MBIT (64M × 8 BITS) CMOS NAND E2PROM DESCRIPTION The device is a single 3.3 V 512Mbit (553,648,128 bit) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 4096 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase operation is implemented in a single block unit (16 Kbytes + 512 bytes: 528 bytes × 32 pages). The device is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs.
Published: |