Datasheet4U Logo Datasheet4U.com

TC58DVM92A1FT00 - 512M-Bit CMOS NAND EPROM

Datasheet Summary

Description

The device is a single 3.3 V 512Mbit (553,648,128) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 4096 blocks.

Features

  • Organization Memory cell allay 528 × 128K × 8 Register 528 × 8 Page size 528 bytes Block size (16K + 512) bytes Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Multi Block Program, Multi Block Erase Mode control Serial input/output Command control.
  • Power supply VCC = 2.7 V to 3.6 V Program/Erase Cycles 1E5 cycle (with ECC) Access time Cell array to register 25 µs max Serial Read Cycle 50 ns min Operating current Read (50 ns cycle) 10 mA.

📥 Download Datasheet

Datasheet preview – TC58DVM92A1FT00

Datasheet Details

Part number TC58DVM92A1FT00
Manufacturer Toshiba
File Size 410.61 KB
Description 512M-Bit CMOS NAND EPROM
Datasheet download datasheet TC58DVM92A1FT00 Datasheet
Additional preview pages of the TC58DVM92A1FT00 datasheet.
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC58DVM92A1FT00 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 512-MBIT (64M × 8 BITS) CMOS NAND E PROM DESCRIPTION The device is a single 3.3 V 512Mbit (553,648,128) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 4096 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase operation is implemented in a single block unit (16 Kbytes + 512 bytes: 528 bytes × 32 pages). The device is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs.
Published: |