Datasheet4U Logo Datasheet4U.com

TC74AC08F - Quad 2-Input AND Gate

Description

2.

The TC74AC08F is an advanced high speed CMOS 2-INPUT AND GATE fabricated with silicon gate and doublelayer metal wiring C2MOS technology.

Features

  • (1) High speed: tpd = 3.4 ns (typ. ) (VCC = 5.0 V) (2) Low power dissipation: ICC = 4.0 µA (max) (Ta = 25 ) (3) High noise immunity: VNIH = VNIL = 28 % VCC (min) (4) Output current: |IOH|/IOL = 24 mA (min) (VCC = 4.5 V) (5) Balanced propagation delays: tPLH ≈ tPHL (6) Wide operating voltage range: VCC(opr) = 2.0 V to 5.5 V (7) Pin and function compatible with 74P08. 4. Packaging SOP14 ©2020 Toshiba Electronic Devices & Storage Corporation 1 Start of commercial production 1987-05 2020-02-18 R.

📥 Download Datasheet

Datasheet preview – TC74AC08F

Datasheet Details

Part number TC74AC08F
Manufacturer Toshiba
File Size 153.22 KB
Description Quad 2-Input AND Gate
Datasheet download datasheet TC74AC08F Datasheet
Additional preview pages of the TC74AC08F datasheet.

📁 Similar Datasheet

  • TC74AC00FN - QUAD 2 - INPUT NAND GATE (Toshiba Semiconductor)
  • TC74AC02F - Quad 2-Input NOR Gate (Toshiba Semiconductor)
  • TC74AC02P - Quad 2-Input NOR Gate (Toshiba Semiconductor)
  • TC74AC04F - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC04P - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC05F - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC05FN - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC05P - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC10F - Triple 3-Input NAND Gate (Toshiba Semiconductor)
  • TC74AC10FN - Triple 3-Input NAND Gate (Toshiba Semiconductor)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic TC74AC08F TC74AC08F 1. Functional Description • Quad 2-Input AND Gate 2. General The TC74AC08F is an advanced high speed CMOS 2-INPUT AND GATE fabricated with silicon gate and doublelayer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 2 stages including buffer output, which provide high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3. Features (1) High speed: tpd = 3.4 ns (typ.) (VCC = 5.0 V) (2) Low power dissipation: ICC = 4.
Published: |