Datasheet4U Logo Datasheet4U.com

TC74AC00F - Quad 2-Input NAND Gate

General Description

2.

The TC74AC00F is an advanced high speed CMOS 2-INPUT NAND GATE fabricated with silicon gate and double-layer metal wiring C2MOS technology.

Key Features

  • (1) High speed: tpd = 3.8 ns (typ. ) VCC = 5.0 V (2) Low power dissipation: ICC = 4.0 µA (max) Ta = 25  (3) High noise immunity: VNIH = VNIL = 28 % VCC (min) (4) Output current: |IOH|/IOL = 24 mA (min) (VCC = 4.5 V) (5) Balanced propagation delays: tPLH ≈ tPHL (6) Wide operating voltage range: VCC(opr) = 2.0 V to 5.5 V (7) Pin and function compatible with 74F00. 4. Packaging SOP14 ©2020 Toshiba Electronic Devices & Storage Corporation 1 Start of commercial production 1986-05 2020-02-18 Rev.1.

📥 Download Datasheet

Datasheet Details

Part number TC74AC00F
Manufacturer Toshiba
File Size 153.52 KB
Description Quad 2-Input NAND Gate
Datasheet download datasheet TC74AC00F Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74AC00FN QUAD 2 - INPUT NAND GATE Toshiba Semiconductor
TC74AC02F Quad 2-Input NOR Gate Toshiba Semiconductor
TC74AC02P Quad 2-Input NOR Gate Toshiba Semiconductor
TC74AC04F HEX INVERTER Toshiba Semiconductor
TC74AC04P HEX INVERTER Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74AC00FT Quad 2-Input NAND Gate
TC74AC00P Quad 2-Input NAND Gate
TC74AC02FN Quad 2-Input NOR Gate
TC74AC02FT Quad 2-Input NOR Gate
TC74AC04FN HEX INVERTER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CMOS Digital Integrated Circuits Silicon Monolithic TC74AC00F TC74AC00F 1. Functional Description • Quad 2-Input NAND Gate 2. General The TC74AC00F is an advanced high speed CMOS 2-INPUT NAND GATE fabricated with silicon gate and double-layer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3. Features (1) High speed: tpd = 3.8 ns (typ.) VCC = 5.0 V (2) Low power dissipation: ICC = 4.