Datasheet4U Logo Datasheet4U.com

TC74AC74P - Dual D-Type Flip-Flop

Datasheet Summary

Description

2.

The TC74AC74P is an advanced high speed CMOS D-FLIP FLOP fabricated with silicon gate and double-layer metal wiring C2MOS technology.

Features

  • (1) High speed: fMAX = 200 MHz (typ. ) at VCC = 5.0 V (2) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25 (3) High noise immunity: VNIH = VNIL = 28% VCC (min) (4) Output current: |IOH|/IOL = 24 mA (min) (VCC = 4.5 V) (5) Balanced propagation delays: tPLH ≈ tPHL (6) Wide operating voltage range: VCC(opr) = 2.0 V to 5.5 V (7) Pin and function compatible with 74F74. 4. Packaging DIP14 ©2020 Toshiba Electronic Devices & Storage Corporation 1 Start of commercial production 1986-05 2020-02-18.

📥 Download Datasheet

Datasheet preview – TC74AC74P

Datasheet Details

Part number TC74AC74P
Manufacturer Toshiba
File Size 197.42 KB
Description Dual D-Type Flip-Flop
Datasheet download datasheet TC74AC74P Datasheet
Additional preview pages of the TC74AC74P datasheet.

📁 Similar Datasheet

  • TC74AC74FN - DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR (Toshiba Semiconductor)
  • TC74AC00FN - QUAD 2 - INPUT NAND GATE (Toshiba Semiconductor)
  • TC74AC02F - Quad 2-Input NOR Gate (Toshiba Semiconductor)
  • TC74AC02P - Quad 2-Input NOR Gate (Toshiba Semiconductor)
  • TC74AC04F - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC04P - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC05F - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC05FN - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC05P - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC10F - Triple 3-Input NAND Gate (Toshiba Semiconductor)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic TC74AC74P TC74AC74P 1. Functional Description • Dual D-Type Flip-Flop with Preset and Clear 2. General The TC74AC74P is an advanced high speed CMOS D-FLIP FLOP fabricated with silicon gate and double-layer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input to an "L" level. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3.
Published: |