Datasheet Details
| Part number | TC74HC4024AF |
|---|---|
| Manufacturer | Toshiba |
| File Size | 244.18 KB |
| Description | 7-Stage Binary Counter |
| Datasheet | TC74HC4024AF TC74HC4024AP Datasheet (PDF) |
|
|
|
Overview: TC74HC4024AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC4024AP, TC74HC4024AF 7-Stage Binary Counter The TC74HC4024A is a high speed CMOS 7-STAGE BINARY COUNTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. A negative transition on the CK input brings one increment to the counter. A CLR input is used to reset the counter to the all low level state. A high level at CLR accomplishes the reset function. All divided output stages are provided, and the last stage, 1/128 divided frequency will be obtained. All inputs are equipped with protection circuits against static discharge or transient excess voltage.
This datasheet includes multiple variants, all published together in a single manufacturer document.
| Part number | TC74HC4024AF |
|---|---|
| Manufacturer | Toshiba |
| File Size | 244.18 KB |
| Description | 7-Stage Binary Counter |
| Datasheet | TC74HC4024AF TC74HC4024AP Datasheet (PDF) |
|
|
|
| Part Number | Description |
|---|---|
| TC74HC4024AP | 7-Stage Binary Counter |
| TC74HC4028AF | BCD-to-Decimal Decoder |
| TC74HC4028AP | BCD-to-Decimal Decoder |
| TC74HC4002AF | Dual 4-Input NOR Gate |
| TC74HC4002AP | Dual 4-Input NOR Gate |
| TC74HC40102AF | Dual BCD Programmable Down Counter |
| TC74HC40102AP | Dual BCD Programmable Down Counter |
| TC74HC40103AF | 8-Bit Binary Programmable Down Counter |
| TC74HC40103AP | 8-Bit Binary Programmable Down Counter |
| TC74HC40105AF | 4-Bit x 16 Word FIFO Register |