Datasheet4U Logo Datasheet4U.com

TC74VCX138FT - Low-Voltage 3-to-8 Line Decoder

Description

2.

The TC74VCX138FT is a high performance CMOS 3-to-8 decoder which is guaranteed to operate from 1.2 V to 3.6 V.

Features

  • (1) Wide operating temperature range: Topr = -40 to 125  (Note 1) (2) Low-voltage operation: VCC = 1.2 to 3.6 V (3) High-speed operation: tpd = 3.5 ns (max) (VCC = 3.0 to 3.6 V) tpd = 4.1 ns (max) (VCC = 2.3 to 2.7 V) tpd = 8.2 ns (max) (VCC = 1.65 to 1.95 V) tpd = 16.4 ns (max) (VCC = 1.4 to 1.6 V) tpd = 41.0 ns (max) (VCC = 1.2 V) (4) Output current: IOH/IOL = ±24 mA (min) (VCC = 3.0 V) IOH/IOL = ±18 mA (min) (VCC = 2.3 V) IOH/IOL = ±6 mA (min) (VCC = 1.65 V) IOH/IOL = ±2 mA (min) (VCC = 1.4.

📥 Download Datasheet

📁 Similar Datasheet

  • TC74VCX2125FK - Low-Voltage Quad Bus Buffer (Toshiba Semiconductor)
  • TC74VCX2573FK - Low-Voltage Octal D-Type Latch (Toshiba Semiconductor)
  • TC74VCX2573FT - Low-Voltage Octal D-Type Latch (Toshiba Semiconductor)
  • TC74VHC03F - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FK - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FN - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FT - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC9273FK - Octal D-Type Flip-Flop (Toshiba Semiconductor)
  • TC74VHC9273FT - CMOS Digital Integrated Circuit Silicon Monolithic (Toshiba Semiconductor)
  • TC74VHC9273P - Octal D-Type Flip-Flop (Toshiba Semiconductor)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic TC74VCX138FT TC74VCX138FT 1. Functional Description • Low-Voltage 3-to-8 Line Decoder with 3.6-V Tolerant Inputs and Outputs 2. General The TC74VCX138FT is a high performance CMOS 3-to-8 decoder which is guaranteed to operate from 1.2 V to 3.6 V. Designed for use in 1.5 V, 1.8 V, 2.5 V or 3.3 V systems, it achieves high speed operation while maintaining the CMOS low power dissipation. It is also designed with over voltage tolerant inputs and outputs up to 3.6 V. When the device is enabled, 3 binary select inputs (A, B and C) determine which one of the outputs (Y0 to Y7) will go low. When enable input G1 is held low or either G2A or G2B is held high, decoding function is inhibited and all outputs go high.
Published: |