Datasheet4U Logo Datasheet4U.com

TC55VZM216AJJN - 16-BIT CMOS STATIC RAM

Description

The TC55VZM216AJJN/AFTN is a 4,194,304-bit high-speed static random access memory (SRAM) organized as 262,144 words by 16 bits.

Fabricated using CMOS technology and advanced circuit techniques to provide high speed, it operates from a single 3.3 V power supply.

Features

  • Fast access time (the following are maximum values) TC55VZM216AJJN/AFTN08:8 ns TC55VZM216AJJN/AFTN10:10 ns TC55VZM216AJJN/AFTN12:12 ns Low-power dissipation (IDDO2) (the following are maximum values) Cycle Time Operation (max) 8 140 10 130 12 120 ns mA.
  • Single power supply voltage of 3.3 V ± 0.3 V Fully static operation All inputs and outputs are LVTTL compatible Output buffer control using OE Data byte control usi.

📥 Download Datasheet

Datasheet preview – TC55VZM216AJJN

📁 Similar Datasheet

  • TC55V020FT - (TC55V020FT/TR) 8-Bit FULL CMOS SRAM (Toshiba)
  • TC55V020TR - (TC55V020FT/TR) 8-Bit FULL CMOS SRAM (Toshiba)
  • TC55V040AFT - 8-Bit FULL CMOS SRAM (Toshiba)
  • TC55V040AFT - (TC55V040ATR/AFT) 8-Bit FULL CMOS SRAM (Toshiba)
  • TC55V040ATR - (TC55V040ATR/AFT) 8-Bit FULL CMOS SRAM (Toshiba)
  • TC55V040FT - (TC55V040FT/TR) 8-Bit FULL CMOS SRAM (Toshiba)
  • TC55V040TR - (TC55V040FT/TR) 8-Bit FULL CMOS SRAM (Toshiba)
  • TC55V1001A - (TC55V1001Axx) 8-Bit CMOS SRAM (Toshiba)
  • TC55V1001AF - (TC55V1001Axx) 8-Bit CMOS SRAM (Toshiba)
  • TC55V1001F - (TC55V1001xx) 8-Bit CMOS SRAM (Toshiba)
Other Datasheets by Toshiba Semiconductor

Full PDF Text Transcription

Click to expand full text
TC55VZM216AJJN/AFTN08,10,12 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 262,144-WORD BY 16-BIT CMOS STATIC RAM DESCRIPTION The TC55VZM216AJJN/AFTN is a 4,194,304-bit high-speed static random access memory (SRAM) organized as 262,144 words by 16 bits. Fabricated using CMOS technology and advanced circuit techniques to provide high speed, it operates from a single 3.3 V power supply. Chip enable ( CE ) can be used to place the device in a low-power mode, and output enable ( OE ) provides fast memory access. Data byte control signals ( LB , UB ) provide lower and upper byte access. This device is well suited to cache memory applications where high-speed access and high-speed storage are required. All inputs and outputs are directly LVTTL compatible.
Published: |