Datasheet4U Logo Datasheet4U.com

TC74HCT245AP - Octal Bus Transceiver

Download the TC74HCT245AP datasheet PDF. This datasheet also covers the TC74HCT245AF variant, as both devices belong to the same octal bus transceiver family and are provided as variant models within a single manufacturer datasheet.

Features

  • (Note 1) (Note 2).
  • High speed: tpd = 10 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • Compatible with TTL outputs: VIL = 0.8 V (max) VIH = 2.0 V (min).
  • Wide interfacing ability: LSTTL, NMOS, CMOS.
  • Output drive capability: 15 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 6 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Pin and function compatible with 74LS245 Weight D.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HCT245AF_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HCT4053AF Triple 2-Channel Analog Multiplexer/Demultiplexer Toshiba
TC74HCT4053AFT Triple 2-Channel Analog Multiplexer/Demultiplexer Toshiba
TC74HC107AF Dual J-K Flip-Flop Toshiba
TC74HC107AFN DUAL J-K FLIP-FLOP Toshiba
TC74HC107AP Dual J-K Flip-Flop Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74HCT245AF Octal Bus Transceiver
TC74HCT245AFW OCTAL BUS TRANSCEIVER
TC74HCT240AF Octal Bus Buffer
TC74HCT240AFW OCTAL BUS BUFFER
TC74HCT240AP Octal Bus Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HCT245AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HCT245AP, TC74HCT245AF Octal Bus Transceiver (3-state) The TC74HCT245A is high speed CMOS OCTAL BUS TRANSCEIVER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. Its inputs are compatible with TTL, NMOS, and CMOS output voltage levels. It is intended for two-way asynchronous communication between data busses. The direction of data transmission is determined by the level of the DIR input. The enable input ( G ) can be used to disable the device so that the busses are effectively isolated. All inputs are equipped with protection circuits against static discharge or transient excess voltage.
Published: |