Datasheet4U Logo Datasheet4U.com

TC74HCT573AP - Octal D-Type Latch

Download the TC74HCT573AP datasheet PDF. This datasheet also covers the TC74HCT573AF variant, as both devices belong to the same octal d-type latch family and are provided as variant models within a single manufacturer datasheet.

Features

  • High speed: tpd = 18 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • Compatible with TTL outputs: VIL = 0.8 V (max) VIH = 2.0 V (min).
  • Output drive capability: 15 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 6 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Pin and function compatible with 74LS573 Pin Assignment TC74HCT573AP TC74HCT573AF Weight DIP20-P-300-2.54A SOP20-P-300-1.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HCT573AF_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HCT4053AF Triple 2-Channel Analog Multiplexer/Demultiplexer Toshiba
TC74HCT4053AFT Triple 2-Channel Analog Multiplexer/Demultiplexer Toshiba
TC74HC107AF Dual J-K Flip-Flop Toshiba
TC74HC107AFN DUAL J-K FLIP-FLOP Toshiba
TC74HC107AP Dual J-K Flip-Flop Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74HCT573AF Octal D-Type Latch
TC74HCT573AFW OCTAL D-TYPE LATCH
TC74HCT574AF Octal D-Type Flip-Flop
TC74HCT574AFW OCTAL D-TYPE FLIP-FLOP
TC74HCT574AP Octal D-Type Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HCT573AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HCT573AP, TC74HCT573AF Octal D-Type Latch with 3-State Output The TC74HCT573A is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. Its inputs are compatible with TTL, NMOS, and CMOS output voltage levels. Its 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input ( OE ). When the OE input is high, the eight outputs are in a high impedance state. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features • High speed: tpd = 18 ns (typ.
Published: |