TC74LCX138F Datasheet PDF - Toshiba Semiconductor Low-Voltage 3-to-8 Line Decoder Specs

TC74LCX138F - Low-Voltage 3-to-8 Line Decoder

Datasheet Summary

Features

Low-voltage operation: VCC = 1.65 to 3.6 V.
High-speed operation: tpd = 6.0 ns (max) (VCC = 3.0 to 3.6 V).
Ouput current: |IOH|/IOL = 24 mA (min) (VCC = 3.0 V).
Latch-up performance: ＞±500 mA.
Available in JEITA SOP, VSSOP (US).
Power-down protection provided on all inputs and outputs.
Pin and function compatible with the 74 series (74AC/VHC/HC/F/ALS/LS etc. ) 138 type TC74LCX138F TC74LCX138FK Weight SOP16-P-300-1.27A VSSOP16-P-003.

Datasheet Details

Part number	TC74LCX138F
Manufacturer	Toshiba Semiconductor
File Size	337.05 KB
Description	Low-Voltage 3-to-8 Line Decoder
Datasheet	TC74LCX138F Datasheet
Additional preview pages of the TC74LCX138F datasheet.

📁 Similar Datasheet

TC74LCX125FK - Low-Voltage Quad Bus Buffer (Toshiba)

TC74LCX126F - Low-Voltage Quad Bus Buffer (Toshiba)

TC74LCX126FK - Low-Voltage Quad Bus Buffer (Toshiba)

TC74LCX16245FT - Low-Voltage 16-Bit Bus Transceiver (Toshiba)

TC74LCX16373FT - Low-Voltage 16-Bit D-Type Latch (Toshiba)

TC74LCX16374FT - Low-Voltage 16-Bit D-Type Flip-Flop (Toshiba)

TC74LCXZ240FK - Low Voltage Octal Bus Buffer (Toshiba)

TC74LCXZ240FT - Low Voltage Octal Bus Buffer (Toshiba)

TC74LCXZ244FK - Low Voltage Octal Bus Buffer (Toshiba)

TC74LCXZ244FT - Low Voltage Octal Bus Buffer (Toshiba)

Full PDF Text Transcription

Click to expand full text

TC74LCX138F/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LCX138F, TC74LCX138FK Low-Voltage 3-to-8 Line Decoder with 5-V Tolerant Inputs and Outputs The TC74LCX138 is a high-performance CMOS 3-to-8 decoder. Designed for use in 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low-power dissipation. The device is designed for low-voltage (3.3 V) VCC applications, but it could be used to interface to 5-V supply environment for inputs. When the device is enabled, 3 binary select inputs (A, B and C) determine which one of the outputs ( Y0 - Y7 ) will go low. When enable input G1 is held low or either G2A or G2B is held high, decoding function is inhibited and all outputs go high.

Published: Jul 7, 2006 |