Datasheet4U Logo Datasheet4U.com

TC74LVX157F - Quad 2-Channel Multiplexer

Features

  • High-speed: tpd: tpd = 5.1 ns (typ. ) (VCC = 3.3 V).
  • Low power dissipation: ICC = 4 μA (max) (Ta = 25°C).
  • Input voltage level: VIL = 0.8 V (max) (VCC = 3 V) VIH = 2.0 V (min) (VCC = 3 V).
  • Power-down protection provided on all inputs.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Low noise: VOLP = 0.5 V (max).
  • Pin and function compatible with 74HC157 TC74LVX157F TC74LVX157FT Weight SOP16-P-300-1.27A TSSOP16-P-0044-0.65A : 0.18.

📥 Download Datasheet

Datasheet Details

Part number TC74LVX157F
Manufacturer Toshiba
File Size 217.56 KB
Description Quad 2-Channel Multiplexer
Datasheet download datasheet TC74LVX157F Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74LCX125FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126F Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX16245FT Low-Voltage 16-Bit Bus Transceiver Toshiba
TC74LCX16373FT Low-Voltage 16-Bit D-Type Latch Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74LVX157FT Quad 2-Channel Multiplexer
TC74LVX125F Quad Bus Buffer
TC74LVX125FT Quad Bus Buffer
TC74LVX138F 3-to-8 Line Decoder
TC74LVX138FT 3-to-8 Line Decoder

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74LVX157F/FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LVX157F, TC74LVX157FT Quad 2-Channel Multiplexer The TC74LVX157F/ FT is a high-speed CMOS quad 2-channel multiplexer fabricated with silicon gate CMOS technology. Designed for use in 3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation. This device is suitable for low-voltage and battery operated systems. This device consist of four 2-input digital multiplexers with common select and strobe inputs. When the STROBE input is held H-level, selection of data is inhibited and all the outputs become L-level. The select decoding determines whether the A or B inputs get routed to their corresponding Y outputs.
Published: |