Datasheet4U Logo Datasheet4U.com

TC74LVX240F - Octal Bus Buffer

Features

  • High-speed: tpd = 4.7 ns (typ. ) (VCC = 3.3 V).
  • Low power dissipation: ICC = 4 μA (max) (Ta = 25°C).
  • Input voltage level: VIL = 0.8 V (max) (VCC = 3 V) VIH = 2.0 V (min) (VCC = 3 V).
  • Power-down protection provided on all inputs.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Low niose: VOLP = 0.8 V (max).
  • Pin and function compatible with 74HC240/244 TC74LVX240FT, TC74LVX244FT Weight SOP20-P-300-1.27A TSSOP20-P-0044-0.65A : 0.2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74LCX125FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126F Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX16245FT Low-Voltage 16-Bit Bus Transceiver Toshiba
TC74LCX16373FT Low-Voltage 16-Bit D-Type Latch Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74LVX240FT Octal Bus Buffer
TC74LVX244F Octal Bus Buffer
TC74LVX244FT Octal Bus Buffer
TC74LVX245F Octal Bus Transceiver
TC74LVX245FT Octal Bus Transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74LVX240,244F/FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LVX240F, TC74LVX240FT TC74LVX244F, TC74LVX244FT Octal Bus Buffer TC74LVX240 Inverted, 3-State Outputs TC74LVX244 Non-Inverted, 3-State Outputs TC74LVX240F, TC74LVX244F The TC74LVX240,244F/ FT is a high-speed CMOS OCTAL BUS BUFFER fabricated using silicon gate CMOS technology. Designed for use in 3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation. This device is suitable for low-voltage and battery operated systems. The TC74LVX240 is an inverting 3-state buffer while the TC74LVX244 is non-inverting. Both devices have two active-low output enables. These devices are designed to be used in such applications as 3-state memory address drivers.
Published: |