Datasheet4U Logo Datasheet4U.com

UR5512 - 2A DDR BUS TERMINATION REGULATOR

Description

The UTC UR5512 is a linear regulator which provides up to 2 Amp bi-directional driving and sinking capability for DDR SDRAM bus terminator application.

The output termination voltage tracks the reference voltage applied at VREF pin.

Features

  • S.
  • DDR-I and DDR-II termination voltage.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
UNISONIC TECHNOLOGIES CO., LTD UR5512 LINEAR INTEGRATED CIRCUIT 2A DDR BUS TERMINATION REGULATOR  DESCRIPTION The UTC UR5512 is a linear regulator which provides up to 2 Amp bi-directional driving and sinking capability for DDR SDRAM bus terminator application. The output termination voltage tracks the reference voltage applied at VREF pin. A resistor divider connected to VIN, GND and VREF pins is used to force a reference voltage to VREF pin. The UTC UR5512 contains a high-speed operational amplifier to provide excellent response to line/load transient. An active-low shutdown (VREF) pin provides Suspend to RAM (STR) functionality. Additional features include current limiting protection, on-chip thermal shut-down protection.
Published: |