900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






XILINX

XC6VCX75T Datasheet Preview

XC6VCX75T Datasheet

Virtex-6 CXT

No Preview Available !

52
Virtex-6 CXT Family Data Sheet
DS153 (v1.6) February 11, 2011
Product Specification
General Description
Virtex®-6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized
ratio of built-in system-level blocks. These include 36 Kb block RAM/FIFOs, up to 15 Mb of block RAM, up to 768 DSP48E1
slices, enhanced mixed-mode clock management blocks, PCI Express® (GEN 1) compatible integrated blocks, a tri-mode
Ethernet media access controller (MAC), up to 241K logic cells, and strong IP support. Using the third generation ASMBL™
(Advanced Silicon Modular Block) column-based architecture, the Virtex-6 CXT family also contains SelectIO™ technology
with built-in digitally controlled impedance, ChipSync™ source-synchronous interface blocks, enhanced mixed-mode clock
management blocks, and advanced configuration options. Customers needing higher transceiver speeds, greater I/O
performance, additional Ethernet MACs, or greater capacity should instead use the Virtex-6 LXT or SXT families. Built on a
40 nm state-of-the-art copper process technology, Virtex-6 CXT FPGAs are a programmable alternative to custom ASIC
technology. Virtex-6 CXT FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver
integrated software and hardware components to enable designers to focus on innovation as soon as their development
cycle begins.
Summary of Virtex-6 CXT FPGA Features
• Advanced, high-performance, FPGA Logic
• Real 6-input look-up table (LUT) technology
• Dual LUT5 (5-input LUT) option
• LUT/dual flip-flop pair for applications requiring rich
register mix
• Improved routing efficiency
• 64-bit (or 32 x 2-bit) distributed LUT RAM option
• SRL32/dual SRL16 with registered outputs option
• Powerful mixed-mode clock managers (MMCM)
• MMCM blocks provide zero-delay buffering, frequency
synthesis, clock-phase shifting, input-jitter filtering, and
phase-matched clock division
• 36-Kb block RAM/FIFOs
• Dual-port RAM blocks
• Programmable
- Dual-port widths up to 36 bits
- Simple dual-port widths up to 72 bits
• Enhanced programmable FIFO logic
• Built-in optional error-correction circuitry
• Optionally use each block as two independent 18 Kb
blocks
• High-performance parallel SelectIO technology
• 1.2 to 2.5V I/O operation
• Source-synchronous interfacing using
ChipSync™ technology
• Digitally controlled impedance (DCI) active termination
• Flexible fine-grained I/O banking
• High-speed memory interface support with integrated
write-leveling capability
Advanced DSP48E1 slices
• 25 x 18, two's complement multiplier/accumulator
• Optional pipelining
• New optional pre-adder to assist filtering applications
• Optional bitwise logic functionality
• Dedicated cascade connections
Flexible configuration options
• SPI and Parallel Flash interface
• Multi-bitstream support with dedicated fallback
reconfiguration logic
• Automatic bus width detection
Integrated interface blocks for PCI Express designs
• Compliant to the PCI Express Base Specification 2.0
• Gen1 Endpoint (2.5 Gb/s) support with GTX transceivers
• x1, x2, x4, or x8 lane support per block
• One virtual channel, eight traffic classes
GTX transceivers: 150 Mb/s to 3.75 Gb/s
Integrated 10/100/1000 Mb/s Ethernet MAC block
• Supports 1000BASE-X PCS/PMA and SGMII using
GTX transceivers
• Supports MII, GMII, and RGMII using SelectIO
technology resources
40 nm copper CMOS process technology
1.0V core voltage
Two speed grades (-1 and -2)
Two temperature grades (commercial and industrial)
High signal-integrity flip-chip packaging available in standard
or Pb-free package options
Compatibility across sub-families: CXT, LXT, and SXT
devices are footprint compatible in the same package
© 2009–2011 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other
countries. All other trademarks are the property of their respective owners.
DS153 (v1.6) February 11, 2011
Product Specification
www.xilinx.com
1




XILINX

XC6VCX75T Datasheet Preview

XC6VCX75T Datasheet

Virtex-6 CXT

No Preview Available !

Virtex-6 CXT Family Data Sheet
Virtex-6 CXT FPGA Feature Summary
Table 1: Virtex-6 CXT FPGA Feature Summary by Device
Device
Logic
Cells
Configurable Logic
Blocks (CLBs)
Max
Slices(1) Distributed
RAM (Kb)
DSP48E1
Slices(2)
Block RAM Blocks
18 Kb(3) 36 Kb Max (Kb)
MMCMs(4)
Interface
Blocks for
PCI Express
Ethernet
MACs(5)
Maximum
GTX
Transceivers
Total
I/O
Banks(6)
Max
User
I/O(7)
XC6VCX75T 74,496 11,640 1,045 288 312 156 5,616
6
1 1 12 9 360
XC6VCX130T 128,000 20,000 1,740
480 528 264 9,504
10
2
1 16 15 600
XC6VCX195T 199,680 31,200 3,040 640 688 344 12,384 10 2 1 16 15 600
XC6VCX240T 241,152 37,680 3,650 768 832 416 14,976 12 2 1 16 18 600
Notes:
1. Each Virtex-6 CXT FPGA slice contains four LUTs and eight flip-flops, only some slices can use their LUTs as distributed RAM or SRLs.
2. Each DSP48E1 slice contains a 25 x 18 multiplier, an adder, and an accumulator.
3. Block RAMs are fundamentally 36 Kbits in size. Each block can also be used as two independent 18 Kb blocks.
4. Each CMT contains two mixed-mode clock managers (MMCM).
5. This table lists individual Ethernet MACs per device.
6. Does not include configuration Bank 0.
7. This number does not include GTX transceivers.
Virtex-6 CXT FPGA Device-Package Combinations and Maximum I/Os
Virtex-6 CXT FPGA package combinations with the maximum available I/Os per package are shown in Table 2.
Table 2: Virtex-6 CXT FPGA Device-Package Combinations and Maximum Available I/Os
Package
Size (mm)
FF484
FFG484
23 x 23
FF784
FFG784
29 x 29
FF1156
FFG1156
35 x 35
Device
XC6VCX75T
GTs
8 GTXs
I/O
240
GTs
12 GTXs
I/O
360
GTs
XC6VCX130T
8 GTXs
240
12 GTXs
400 16 GTXs
XC6VCX195T
XC6VCX240T
12 GTXs
12 GTXs
400 16 GTXs
400 16 GTXs
I/O
600
600
600
Notes:
1. Flip-chip packages are also available in Pb-Free versions (FFG).
Virtex-6 CXT FPGA Ordering Information
The Virtex-6 CXT FPGA ordering information shown in Figure 1 applies to all packages including Pb-Free.
X-Ref Target - Figure 1
Example: XC6VCX240T-1FFG1156C
Device Type
Speed Grade
(-1, -2)
Temperature Range:
C = Commercial (TJ = 0°C to +85°C)
I = Industrial (TJ = –40°C to +100°C)
Number of Pins
Pb-Free
Package Type
DS153_01_062109
Figure 1: Virtex-6 CXT FPGA Ordering Information
DS153 (v1.6) February 11, 2011
Product Specification
www.xilinx.com
2


Part Number XC6VCX75T
Description Virtex-6 CXT
Maker XILINX
Total Page 30 Pages
PDF Download

XC6VCX75T Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 XC6VCX75T Virtex-6 CXT
XILINX





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy