Preliminary Information
16K
X24165
2048 x 8 Bit
Advanced 2-Wire Serial E2PROM with Block LockTM Protection
FEATURES
• 2.7V to 5.5V Power Supply
• Low Power CMOS
—Active Read Current Less Than 1mA
—Active Write Current Less Than 3mA
—Standby Current Less Than 1µA
• Internally Organized 2048 x 8
• New Programmable Block Lock Protection
—Software Write Protection
—Programmable Hardware Write Protect
• Block Lock (0, 1/4, 1/2, or all of the E2PROM
array)
• 2 Wire Serial Interface
• Bidirectional Data Transfer Protocol
• 32 Byte Page Write Mode
—Minimizes Total Write Time Per Byte
• Self Timed Write Cycle
—Typical Write Cycle Time of 5ms
• High Reliability
—Endurance: 100,000 Cycles
—Data Retention: 100 Years
• Available Packages
—8-Lead PDIP
—8-Lead SOIC (JEDEC)
—14-Lead TSSOP
DESCRIPTION
The X24165 is a CMOS 16,384 bit serial E2PROM,
internally organized 2048 x 8. The X24165 features a
serial interface and software protocol allowing opera-
tion on a simple two wire bus.
Three device select inputs (S0, S1, S2) allow up to
eight devices to share a common two wire bus.
A Write Protect Register at the highest address loca-
tion, 7FFh, provides three new write protection
features: Software Write Protect, Block Write Protect,
and Hardware Write Protect. The Software Write
Protect feature prevents any nonvolatile writes to the
X24165 until the WEL bit in the write protect register is
set. The Block Write Protection feature allows the user
to individually write protect four blocks of the array by
programming two bits in the write protect register. The
Programmable Hardware Write Protect feature allows
the user to install the X24165 with WP tied to VCC,
program the entire memory array in place, and then
enable the hardware write protection by programming
a WPEN bit in the write protect register. After this,
selected blocks of the array, including the write protect
register itself, are permanently write protected.
Xicor E2PROMs are designed and tested for applica-
tions requiring extended endurance. Inherent data
retention is greater than 100 years.
FUNCTIONAL DIAGRAM
WP
VCC
VSS
SDA
START
STOP
LOGIC
START CYCLE
H.V. GENERATION
TIMING &
CONTROL
WRITE PROTECT
REGISTER AND
LOGIC
©Xicor, 1995, 1996 Patents Pending
6551-2.5 5/13/96 T1/C10/D0 NS
SCL
S2
S1
S0
SLAVE ADDRESS
REGISTER
+COMPARATOR
CONTROL
LOGIC
LOAD
INC
WORD
ADDRESS
COUNTER
R/W
DOUT
ACK
1
PIN
XDEC
E2PROM
64 X 256
YDEC
8
CK DATA REGISTER DOUT
6551 ILL F01.1
Characteristics subject to change without notice
