900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






Xicor

X25160 Datasheet Preview

X25160 Datasheet

SPI Serial E2PROM With Block LockTM Protection

No Preview Available !

APPLICATION NOTE
AVA I L A B L E
X25160
AN61
16K
X25160
2K x 8 Bit
SPI Serial E2PROM With Block LockTM Protection
FEATURES
• 2MHz Clock Rate
• SPI Modes (0,0 & 1,1)
• 2K X 8 Bits
— 32 Byte Page Mode
• Low Power CMOS
— <1µA Standby Current
— <5mA Active Current
• 2.7V To 5.5V Power Supply
• Block Lock Protection
— Protect 1/4, 1/2 or all of E2PROM Array
• Built-in Inadvertent Write Protection
— Power-Up/Power-Down protection circuitry
— Write Enable Latch
— Write Protect Pin
• Self-Timed Write Cycle
— 5ms Write Cycle Time (Typical)
• High Reliability
— Endurance: 100,000 cycles
— Data Retention: 100 Years
— ESD protection: 2000V on all pins
• 8-Lead PDlP Package
• 8-Lead SOIC Package
• 14-Lead TSSOP Package
DESCRIPTION
The X25160 is a CMOS 16384-bit serial E2PROM,
internally organized as 2K x 8. The X25160 features a
Serial Peripheral Interface (SPI) and software protocol
allowing operation on a simple three-wire bus. The bus
signals are a clock input (SCK) plus separate data in (SI)
and data out (SO) lines. Access to the device is con-
trolled through a chip select (CS) input, allowing any
number of devices to share the same bus.
The X25160 also features two additional inputs that
provide the end user with added flexibility. By asserting
the HOLD input, the X25160 will ignore transitions on its
inputs, thus allowing the host to service higher priority
interrupts. The WP input can be used as a hardwire input
to the X25160 disabling all write attempts to the status
register, thus providing a mechanism for limiting end
user capability of altering 0, 1/4, 1/2 or all of the memory.
The X25160 utilizes Xicor’s proprietary Direct Write™
cell, providing a minimum endurance of 100,000 cycles
and a minimum data retention of 100 years.
FUNCTIONAL DIAGRAM
SO
SI
SCK
CS
HOLD
STATUS
REGISTER
COMMAND
DECODE
AND
CONTROL
LOGIC
WRITE
PROTECT
LOGIC
X DECODE
LOGIC
16
16
32
2K BYTE
ARRAY
16 X 256
16 X 256
32 X 256
WRITE
CONTROL
AND
WP TIMING
LOGIC
Direct Write™ and Block Lock™ Protection is a trademark of Xicor, Inc.
©Xicor, Inc. 1994, 1995, 1996 Patents Pending
3064-3.9 6/11/96 T4/C1/D0 NS
1
32 8
Y DECODE
DATA REGISTER
3064 ILL F01
Characteristics subject to change without notice




Xicor

X25160 Datasheet Preview

X25160 Datasheet

SPI Serial E2PROM With Block LockTM Protection

No Preview Available !

X25160
PIN DESCRIPTIONS
Serial Output (SO)
SO is a push/pull serial data output pin. During a read
cycle, data is shifted out on this pin. Data is clocked out
by the falling edge of the serial clock.
Serial Input (SI)
SI is the serial data input pin. All opcodes, byte
addresses, and data to be written to the memory are
input on this pin. Data is latched by the rising edge of the
serial clock.
Serial Clock (SCK)
The Serial Clock controls the serial bus timing for data
input and output. Opcodes, addresses, or data present
on the SI pin are latched on the rising edge of the clock
input, while data on the SO pin change after the falling
edge of the clock input.
Chip Select (CS)
When CS is HIGH, the X25160 is deselected and the SO
output pin is at high impedance and unless an internal
write operation is underway, the X25160 will be in the
standby power mode. CS LOW enables the X25160,
placing it in the active power mode. It should be noted
that after power-up, a HIGH to LOW transition on CS is
required prior to the start of any operation.
Write Protect (WP)
When WP is LOW and the nonvolatile bit WPEN is “1”,
nonvolatile writes to the X25160 status register are
disabled, but the part otherwise functions normally.
When WP is held HIGH, all functions, including nonvola-
tile writes operate normally. WP going LOW while CS is
still LOW will interrupt a write to the X25160 status
register. If the internal write cycle has already been
initiated, WP going LOW will have no effect on a write.
The WP pin function is blocked when the WPEN bit in
the status register is “0”. This allows the user to install the
X25160 in a system with WP pin grounded and still be
able to write to the status register. The WP pin functions
will be enabled when the WPEN bit is set “1”.
Hold (HOLD)
HOLD is used in conjunction with the CS pin to select the
device. Once the part is selected and a serial sequence
is underway, HOLD may be used to pause the serial
communication with the controller without resetting the
serial sequence. To pause, HOLD must be brought
LOW while SCK is LOW. To resume communication,
HOLD is brought HIGH, again while SCK is LOW. If the
pause feature is not used, HOLD should be held HIGH
at all times.
PIN CONFIGURATION
CS
SO
WP
VSS
DIP/SOIC
18
2 X25160 7
36
45
VCC
HOLD
SCK
SI
CS
SO
NC
NC
NC
WP
VSS
TSSOP
1 14
2 13
3 12
4 X25160 11
5 10
69
78
VCC
HOLD
NC
NC
NC
SCK
SI
3064 ILL F02.2
PIN NAMES
SYMBOL
CS
SO
SI
SCK
WP
VSS
VCC
HOLD
NC
DESCRIPTION
Chip Select Input
Serial Output
Serial Input
Serial Clock Input
Write Protect Input
Ground
Supply Voltage
Hold Input
No Connect
3064 PGM T01
2


Part Number X25160
Description SPI Serial E2PROM With Block LockTM Protection
Maker Xicor
Total Page 15 Pages
PDF Download

X25160 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 X25160 SPI Serial E2PROM With Block LockTM Protection
Xicor
2 X25163 Programmable Watchdog Timer & V CC Supervisory Circuit w/Serial E 2 PROM
Xicor
3 X25164 Programmable Watchdog Timer w/Serial E 2 PROM
Xicor
4 X25165 Programmable Watchdog Timer & V CC Supervisory Circuit w/Serial E 2 PROM
Xicor
5 X25166 Programmable Watchdog Timer w/Serial E 2 PROM
Xicor
6 X25168 V CC Supervisory Circuit w/Serial E 2 PROM
Xicor
7 X25169 V CC Supervisory Circuit w/Serial E 2 PROM
Xicor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy