Datasheet4U Logo Datasheet4U.com

54ACT16833 - DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

Description

The ’ACT16833 consist of two noninverting 8-bit to 9-bit parity bus transceivers and are designed for communication between data buses.

For each transceiver, when data is transmitted from the A bus to the B bus, an odd-parity bit is generated and output on the parity I/O pin (1PARITY or 2PARITY).

📥 Download Datasheet

Datasheet preview – 54ACT16833

Datasheet Details

Part number 54ACT16833
Manufacturer Texas Instruments
File Size 215.76 KB
Description DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
Datasheet download datasheet 54ACT16833 Datasheet
Additional preview pages of the 54ACT16833 datasheet.

📁 Similar Datasheet

  • 54ACT161 - Synchronous Presettable Binary Counter (National Semiconductor)
  • 54ACT163 - Synchronous Presettable Binary Counter (National Semiconductor)
  • 54ACT169 - 4-Stage Synchronous Bidirectional Counter (National Semiconductor)
  • 54ACT109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
  • 54ACT112 - Dual JK Negative Edge-Triggered Flip-Flop (National Semiconductor)
  • 54ACT138 - 1-of-8 Decoder/Demultiplexer (National Semiconductor)
  • 54ACT139 - Dual 1-of-4 Decoder/Demultiplexer (National Semiconductor)
  • 54ACT151 - 8-Input Multiplexer (National Semiconductor)
  • 54ACT153 - Dual 4-Input Multiplexer (National Semiconductor)
  • 54ACT157 - Quad 2-Input Multiplexer (National Semiconductor)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
54ACT16833, 74ACT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS SCAS166A – JUNE 1990 – REVISED APRIL 1996 D Members of the Texas Instruments Widebus ™ Family D Inputs Are TTL-Voltage Compatible D Parity Error Flag With Parity Generator/Checker D Register for Storage of the Parity Error Flag D Flow-Through Architecture Optimizes PCB Layout D Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise D EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process D 500-mA Typical Latch-Up Immunity at 125°C D Package Options Include 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings description The ’ACT16833 consist of two noninverting 8-bit to 9-
Published: |