Datasheet4U Logo Datasheet4U.com

54HC112 Datasheet Dual J-K Negative-Edge-Triggered Flip-Flops

Manufacturer: Texas Instruments

Overview: SN54HC112, SN74HC112 SCLS099H – DECEMBER 1982 – REVISED JUNE 2022 SNx4HC112 Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset.

📥 Download Datasheet

General Description

The ’HC112 devices contain two independent J-K negative-edge-triggered flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock (CLK) pulse.

Key Features

  • Wide operating voltage range of 2 V to 6 V.
  • Outputs can drive up to 10 LSTTL loads.
  • Low power consumption, 40-μA max ICC.
  • Typical tpd = 13 ns.
  • ±4-mA output drive at 5 V.
  • Low input current of 1 μA max 2.

More Datasheets from Texas Instruments

Part Number Description
54HC11 Triple 3-Input AND Gate
54HC10 Triple 3-Input NAND Gates
54HC109 Dual J-K Positive-Edge-Triggered Flip-Flops
54HC125 Quadruple Buffers
54HC132 Quadruple 2-Input NAND Gates
54HC138 3-Line To 8-Line Decoders/Demultiplexers
54HC139 Dual 2-Line To 4-Line Decoders/Demultiplexers
54HC14 Hex Inverters
54HC148 8-Line to 3-Line Priority Encoders
54HC151 8-Line To 1-Line Data Selectors/Multiplexers