Datasheet4U Logo Datasheet4U.com

74ACT11802 - TRIPLE 4-INPUT OR/NOR GATE

Description

SCAS153A D3594, JULY 1990 REVISED APRIL 1993 DW OR NT PACKAGE (TOP VIEW) 1A 1Y 1Z 2Y GND GND GND GND 2Z 3Y 3Z 3D 1 2 3 4 5 6 7 8 9 10 11 12 24 1B 23 1C 22 1D 21 2A 20 2B 19 VCC 18 VCC 17 2C 16 2D 15 3A 14 3B 13 3C The 74ACT11802 contains three independent 4-input OR/NOR gate

📥 Download Datasheet

Datasheet preview – 74ACT11802

Datasheet Details

Part number 74ACT11802
Manufacturer Texas Instruments
File Size 56.60 KB
Description TRIPLE 4-INPUT OR/NOR GATE
Datasheet download datasheet 74ACT11802 Datasheet
Additional preview pages of the 74ACT11802 datasheet.

📁 Similar Datasheet

  • 74ACT11810 - QUAD 2-INPUT EXCLUSIVE-NOR GATE (NXP)
  • 74ACT11827 - 10-WIDE BUFFER/LINE DRIVER (NXP)
  • 74ACT11898 - 10-bit serial-in parallel-out shift register (NXP)
  • 74ACT11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74ACT11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74ACT11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74ACT11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74ACT11181 - 4-BIT ARITHMETIC LOGIC (Philips)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
74ACT11802 TRIPLE 4-INPUT OR/NOR GATE • Inputs Are TTL-Voltage Compatible • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise • EPIC ™ (Enhanced-Performance Implanted CMOS) 1-µm Process • 500-mA Typical Latch-Up Immunity at 125°C • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description SCAS153A – D3594, JULY 1990 – REVISED APRIL 1993 DW OR NT PACKAGE (TOP VIEW) 1A 1Y 1Z 2Y GND GND GND GND 2Z 3Y 3Z 3D 1 2 3 4 5 6 7 8 9 10 11 12 24 1B 23 1C 22 1D 21 2A 20 2B 19 VCC 18 VCC 17 2C 16 2D 15 3A 14 3B 13 3C The 74ACT11802 contains three independent 4-input OR/NOR gates. They perform the Boolean functions in positive logic Y = A + B + C + D and Z = A + B + C + D.
Published: |