Datasheet4U Logo Datasheet4U.com

74F175 - Quad D-Type Flip-Flop

Description

This positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a direct clear (CLR) input.

Information at the data (D) inputs meeting setup-time requirements is transferred to outputs on the positive-going edge of the clock pulse.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F175 Quad D-Type Flip-Flop Fairchild Semiconductor
74F175 Quad D Flip-Flop National Semiconductor
74F175A Quad D flip-flop NXP
74F173 Quad D-type flip-flop 3-State NXP
74F174 Hex D flip-flops NXP

Other Datasheets by Texas Instruments

Part Number Description
74F10 TRIPLE 3-INPUT POSITIVE-NAND GATE
74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP
74F11 Triple 3-Input AND Gate
74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
74F138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
D Contains Four Flip-Flops With Double-Rail Outputs D Buffered Clock and Direct Clear Inputs D Applications Include: – Buffer/Storage Registers – Shift Registers – Pattern Generators description This positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a direct clear (CLR) input. Information at the data (D) inputs meeting setup-time requirements is transferred to outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.
Published: |