Datasheet4U Logo Datasheet4U.com

74F74 - DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

Datasheet Summary

Description

These devices contain two independent positiveedge-triggered D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs.

📥 Download Datasheet

Datasheet preview – 74F74

Datasheet Details

Part number 74F74
Manufacturer Texas Instruments
File Size 1.15 MB
Description DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
Datasheet download datasheet 74F74 Datasheet
Additional preview pages of the 74F74 datasheet.

📁 Similar Datasheet

  • 74F74 - Dual D-type flip-flop (Philips)
  • 74F74 - Dual D-Type Positive Edge-Triggered Flip-Flop (Fairchild)
  • 74F74 - Dual D-Type Positive Edge-Triggered Flip-Flop (National)
  • 74F711-1 - Multiplexers (Philips)
  • 74F711A - Multiplexers (Philips)
  • 74F712-1 - Multiplexers (Philips)
  • 74F712A - Multiplexers (Philips)
  • 74F723-1 - Quad 2-to-1 data selector multiplexer (Philips)
  • 74F723A - Quad 2-to-1 data selector multiplexer (Philips)
  • 74F725-1 - Quad 2-to-1 data selector multiplexer (Philips)
Other Datasheets by Texas Instruments
  • 74F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE
  • 74F109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP
  • 74F11 - Triple 3-Input AND Gate
  • 74F112 - DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
  • 74F138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
  • 74F153 - DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS
  • 74F157A - Quad 2-Input Multiplexer
  • 74F158A - Quadruple 2-Line To 1-Line Data Selectors/Multiplexers

Full PDF Text Transcription

Click to expand full text
SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SDFS046A – MARCH 1987 – REVISED OCTOBER 1993 • Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devices contain two independent positiveedge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse.
Published: |