Datasheet4U Logo Datasheet4U.com

CD74HCT109 - Dual J-K Flip-Flop

Download the CD74HCT109 datasheet PDF. This datasheet also covers the CD74HC109 variant, as both devices belong to the same dual j-k flip-flop family and are provided as variant models within a single manufacturer datasheet.

Description

Asynchronous Set and Reset Schmitt Trigger Clock Inputs TTAyp=ic2a5lofCMAX = 54MHz at VCC = 5V, CL = 15pF, Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs

.

.

.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CD74HC109-etcTI.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CD74HCT393 Dual 4-Stage Binary Counter Harris
CD74HCT393E Dual 4-Stage Binary Counter Harris Corporation
CD74HCT393M High Speed CMOS Logic Dual 4 -Stage Binary Counter Harris Corporation
CD74HC22106 QMOS 8 x 8 x 1 Crosspoint Switches with Memory Control Intersil Corporation
CD74HC373 OCTAL TRANSPARENT D-TYPE LATCHES NXP

Other Datasheets by Texas Instruments

Part Number Description
CD74HCT10 Triple 3-Input NAND Gates
CD74HCT107 Dual J-K Flip-Flop
CD74HCT10E Triple 3-Input NAND Gates
CD74HCT10M Triple 3-Input NAND Gates
CD74HCT11 High-Speed CMOS Logic Triple 3-Input AND Gate

Full PDF Text Transcription

Click to expand full text
Data sheet acquired from Harris Semiconductor SCHS140E March 1998 - Revised October 2003 CD54HC109, CD74HC109, CD54HCT109, CD74HCT109 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title (CD74H C109, CD74H CT109) /Subject (Dual JK FlipFlop with Set and Reset Features Description • Asynchronous Set and Reset • Schmitt Trigger Clock Inputs • TTAyp=ic2a5lofCMAX = 54MHz at VCC = 5V, CL = 15pF, • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -55oC to 125oC The ’HC109 and ’HCT109 are dual J-K flip-flops with set and reset. The flip-flop changes state with the positive transition of Clock (1CP and 2CP).
Published: |