Datasheet4U Logo Datasheet4U.com

CD74HCT20 - Dual 4-Input NAND Gates

Description

LSTTL input logic compatible VIL(max) = 0.8 V, VIH(min) = 2 V CMOS input logic compatible II ≤ 1 µA at VOL, VOH Buffered inputs 4.5 V to 5.5 V operation Wide operating temperature range: -55°C to +125°C Supports fanout

Features

  • 3.

📥 Download Datasheet

📁 Similar Datasheet

  • CD74HCT393 - Dual 4-Stage Binary Counter (Harris)
  • CD74HCT393E - Dual 4-Stage Binary Counter (Harris Corporation)
  • CD74HCT393M - High Speed CMOS Logic Dual 4 -Stage Binary Counter (Harris Corporation)
  • CD74HC22106 - QMOS 8 x 8 x 1 Crosspoint Switches with Memory Control (Intersil Corporation)
  • CD74HC373 - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373E - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373M - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373M96 - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC393 - Dual 4-Stage Binary Counter (Harris)
  • CD74HC393E - High Speed CMOS Logic Dual 4 -Stage Binary Counter (Harris Corporation)
Other Datasheets by Texas Instruments
  • CD74HCT20E - Dual 4-Input NAND Gates
  • CD74HCT20M - Dual 4-Input NAND Gates
  • CD74HCT21 - High-Speed CMOS Logic Dual 4-Input AND Gate
  • CD74HCT221 - Dual Monostable Multivibrator
  • CD74HCT237 - High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer
  • CD74HCT238 - High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer Inverting/Noninverting
  • CD74HCT238E - High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer Inverting/Noninverting
  • CD74HCT238M - High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer Inverting/Noninverting

Full PDF Text Transcription

Click to expand full text
CDx4HCT20 Dual 4-Input NAND Gates CD74HCT20, CD54HCT20 SCHS417 – JUNE 2020 1 Features 3 Description • LSTTL input logic compatible – VIL(max) = 0.8 V, VIH(min) = 2 V • CMOS input logic compatible – II ≤ 1 µA at VOL, VOH • Buffered inputs • 4.5 V to 5.5 V operation • Wide operating temperature range: -55°C to +125°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications This device contains two independent 4-input NAND gates. Each gate performs the Boolean function Y = A ● B ● C ● D in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HCT20M SOIC (14) 8.70 mm × 3.90 mm CD74HCT20E PDIP (14) 19.30 mm × 6.40 mm CD54HCT20F CDIP (14) 21.30 mm × 7.
Published: |